- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374647 > S2076 (Applied Micro Circuits Corp.) Quad Fibre Channel Transceiver(四光纖通道收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | S2076 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Quad Fibre Channel Transceiver(四光纖通道收發(fā)器) |
| 中文描述： | 四光纖通道收發(fā)器（四光纖通道收發(fā)器） |
| 文件頁數(shù)： | 7/28頁 |
| 文件大?。?/td> | 300K |
| 代理商： | S2076 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
7
S2076
QUAD FIBRE CHANNEL TRANSCEIVER
October 13, 2000 / Revision B
Test Functions
The S2076 can be configured for factory test to aid
in functional testing of the device. When in the test
mode, the internal transmit and receive voltage-con-
trolled oscillator (VCO) is bypassed and the refer-
ence clock substituted. This allows full functional
testing of the digital portion of the chip or bypassing
the internal synthesized clock with an external clock
source. (See the section Other Operating Modes.)
Reference Clock Input
The reference clock input must be supplied with a
low-jitter clock source. All reference clocks in a sys-
tem must be within 200 ppm of each other to insure
that the clock recovery units can lock to the serial
data.
The frequency of the reference clock must be either
1/10 the serial data rate, CLKSEL = 0, or 1/20 the
serial data rate, CLKSEL
= 1. Note that in both
cases, the frequency of the parallel word rate output,
TCLKO, is constant at 1/10 the serial data rate.
Serial Data Outputs
The S2076 provides LVPECL level serial outputs.
Each high speed output should be provided with a
resistor to VSS (Gnd) near the device. A value of
4.5K
provides optimal performance with minimum
impact on power dissipation. The resistance may be
as low as 450
, but will dissipate additional power
with no substantive performance improvement.
Transmit FIFO Initialization
The transmit FIFO must be initialized after stable
delivery of data and TBC to the parallel interface,
and before entering the normal operational state of
the circuit. FIFO initialization is performed upon the
de-assertion of the RESET signal. The DIN FIFO is
automatically reset upon power up immediately after
the DIN PLL obtains stable frequency lock. If the
circuit has not reached steady state timing at this
point, then the user must initialize by asserting the
RESET signal. The TCLKO output will operate nor-
mally even when RESET is asserted and is available
for use as an upstream clock source.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S2078 | Dual Fibre Channel Transceiver(雙光纖通道收發(fā)器) |
| S2080 | 34×34 3.2 Gbit/s Differential Crosspoint Switch(高達(dá)3.2 Gbit/s數(shù)據(jù)傳送速率的34×34差分交叉開關(guān)) |
| S208T01 | Low Profile Type Solid State Relays |
| S208T02 | Low Profile Type Solid State Relays |
| S2091 | 2.5 Gbit Port Bypass Circuit for Fibre Channel Arbitrated Loop(用于光纖通道仲裁環(huán)路的端口旁路電路) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S2079 | 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Drivers for GaAs FET Switches and Digital Attenuators |
| S2079B1LF | 制造商:BOTHHAND 制造商全稱:Bothhand USA, LP. 功能描述:ISDN S-INTERFACE DUAL TRANSFORMER MODULES SMLL SMT PACKAGE 23.5×12.3×9mm |
| S207R | 制造商:MINMAX 制造商全稱:Minmax Technology Co., Ltd. 功能描述:2W, Low Cost DIP, Single & Dual Output DC/DC Converters |
| S-208 | 制造商:SCANBE/VERO 功能描述: |
| S2080 | 制造商:Tyan 功能描述:MB;ATX;S370;PIIIT;SDRAM;SINGLE 制造商:Microsemi Corporation 功能描述:800V 16A 2PIN DO-203AA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。