- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370028 > PXA255 (Intel Corp.) PXA255 Processor PDF資料下載
參數(shù)資料
| 型號： | PXA255 |
| 廠商： | Intel Corp. |
| 英文描述： | PXA255 Processor |
| 中文描述： | PXA255處理器 |
| 文件頁數(shù)： | 17/40頁 |
| 文件大?。?/td> | 1191K |
| 代理商： | PXA255 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Package Information
Intel PXA255 Processor
Electrical, Mechanical, and Thermal Specification
17
nRESET_OUT
OC
Reset out.
(output) Asserted when nRESET is asserted
and deasserts after nRESET is de-asserted but before
the first instruction fetch. nRESET_OUT is also asserted
for “soft” reset events: sleep, watchdog reset, or GPIO
reset.
Driven low during
any reset sequence
- driven high prior to
first fetch.
Driven Low
JTAG and Test Pins
nTRST
IC
JTAG test interface reset.
Resets the JTAG/debug port.
If JTAG/debug is used, drive nTRST from low to high
either before or at the same time as nRESET. If JTAG is
not used, nTRST must be either tied to nRESET or tied
low.
Input
Input
TDI
IC
JTAG test data input.
(input) Data from the JTAG
controller is sent to the PXA255 processor using this pin.
This pin has an internal pull-up resistor.
Input
Input
TDO
OCZ
JTAG test data output.
(output) Data from the PXA255
processor is returned to the JTAG controller using this
pin.
Hi-Z
Hi-Z
TMS
IC
JTAG test mode select.
(input) Selects the test mode
required from the JTAG controller. This pin has an
internal pull-up resistor.
Input
Input
TCK
IC
JTAG test clock.
(input) Clock for all transfers on the
JTAG test interface.
Input
Input
TEST
IC
Test Mode.
(input) Reserved. Must be grounded.
Input
Input
TESTCLK
IC
Test Clock.
(input) Reserved. Must be grounded.
Input
Input
Power and Ground Pins
VCC
SUP
Positive supply for internal logic.
Must be connected
to the low voltage supply on the PCB.
Powered
Note [6]
VSS
SUP
Ground supply for internal logic.
Must be connected to
the common ground plane on the PCB.
Grounded
Grounded
PLL_VCC
SUP
Positive supply for PLLs and oscillators.
Must be
connected to the common low voltage supply.
Powered
Note [6]
PLL_VSS
SUP
Ground supply for the PLL.
Must be connected to
common ground plane on the PCB.
Grounded
Grounded
VCCQ
SUP
Positive supply for all CMOS I/O except memory bus
and PCMCIA pins.
Must be connected to the common
3.3v supply on the PCB.
Powered
Note [7]
VSSQ
SUP
Ground supply for all CMOS I/O except memory bus
and PCMCIA pins.
Must be connected to the common
ground plane on the PCB.
Grounded
Grounded
VCCN
SUP
Positive supply for memory bus and PCMCIA pins.
Must be connected to the common 3.3v or 2.5v supply on
the PCB.
Powered
Note [7]
VSSN
SUP
Ground supply for memory bus and PCMCIA pins.
Must be connected to the common ground plane on the
PCB.
Grounded
Grounded
Table 3. Pin and Signal Descriptions for the PXA255 Processor (Sheet 9 of 9)
Pin Name
Type
Signal Descriptions
Reset State
Sleep State
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PXA270 | Electrical, Mechanical, and Thermal Specification |
| PXAC37 | XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
| PXB16050U | NPN microwave power transistor |
| PY08-02 | INDUSTRIERELAIS FASSUNG PCB |
| PY08-02186697 | SOCKET PCB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PXA25VC22RMH70TP | 制造商:United Chemi-Con Inc 功能描述:Cap Aluminum 22uF 25V 20% (8 X 6.7mm) SMD 0.05 Ohm 1800mA 2000 hr 105°C T/R |
| PXA270 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Electrical, Mechanical, and Thermal Specification |
| PXA300 | 制造商:Marvell 功能描述: |
| PXA310 | 制造商:MARVELL 制造商全稱:MARVELL 功能描述:Rich Multimedia with Scalable Performance up to 624 MHz for Cost-Effective and Power-Effi cient Secure 3.5G Smartphones |
| PXA320 | 制造商:MARVELL 制造商全稱:MARVELL 功能描述:Cost-Effective, Scalable Performance up to 806 MHz for Power-Efficient, High-End Multimedia Handsets, Embedded Solutions, and Enterprise-Class Devices |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。