參數(shù)資料
型號(hào)： PSD954F2V-12JI
廠商： 意法半導(dǎo)體
英文描述： Flash In-System Programmable ISP Peripherals For 8-bit MCUs
中文描述： Flash在系統(tǒng)可編程ISP的外設(shè)的8位微控制器
文件頁(yè)數(shù)： 31/94頁(yè)
文件大?。?/td> 476K
代理商： PSD954F2V-12JI
Preliminary Information
PSD9XX Family
27
The
PSD9XX
Functional
Blocks
(cont.)
9.1.1.9.4 Reset Pin Input – PSD934F2, PSD954F2
The reset pulse input from the pin will abort any operation in progress and reset the Flash
memory to Read Mode. When the reset occurs during a programming or erase cycle, the
Flash memory will take up to 25 μsec to return to Read Mode. It is recommended that the
reset pulse (except power on reset, see Reset Section) be at least 25 μSec such that the
Flash memory will always be ready for the MCU to fetch the boot codes after reset is over.
9.1.2 SRAM
The SRAM is enabled when RS0
—
the SRAM chip select output from the DPLD
—
is high.
RS0 can contain up to two product terms, allowing flexible memory mapping.
The SRAM can be backed up using an external battery. The external battery should be
connected to the Vstby pin (PC2). If you have an external battery connected to the
PSD9XX, the contents of the SRAM will be retained in the event of a power loss. The
contents of the SRAM will be retained so long as the battery voltage remains at 2V or
greater. If the supply voltage falls below the battery voltage, an internal power switchover
to the battery occurs.
Pin PC4 can be configured as an output that indicates when power is being drawn from the
external battery. This Vbaton signal will be high with the supply voltage falls below the bat-
tery voltage and the battery on PC2 is supplying power to the internal SRAM.
The chip select signal (RS0) for the SRAM, Vstby, and Vbaton are all configured using
PSDsoft.
9.1.3 Memory Select Signals
The main Flash (FSi), Secondary Flash (CSBOOTi), and SRAM (RS0) memory select
signals are all outputs of the DPLD. They are setup by entering equations for them in
PSDsoft. The following rules apply to the equations for the internal chip select signals:
1. Main Flash memory and Secondary Flash memory sector select signals must
not
be
larger than the physical sector size.
2. Any main Flash memory sector must
not
be mapped in the same memory space as
another Main Flash sector.
3. A Secondary Flash memory sector must
not
be mapped in the same memory space as
another Secondary Flash sector.
4. SRAM, I/O, and Peripheral I/O spaces must
not
overlap.
5. A Secondary Flash memory sector
may
overlap a main Flash memory sector. In case
of overlap, priority will be given to the Secondary Flash sector.
6. SRAM, I/O, and Peripheral I/O spaces
may
overlap any other memory sector. Priority
will be given to the SRAM, I/O, or Peripheral I/O.
Example
FS0 is valid when the address is in the range of 8000h to BFFFh, CSBOOT0 is valid from
8000h to 9FFFh, and RS0 is valid from 8000h to 87FFh. Any address in the range of RS0
will always access the SRAM. Any address in the range of CSBOOT0 greater than 87FFh
(and less than 9FFFh) will automatically address Boot memory segment 0. Any address
greater than 9FFFh will access the Flash memory segment 0. You can see that half of the
Flash memory segment 0 and one-fourth of Boot segment 0 can not be accessed in this
example. Also note that an equation that defined FS1 to anywhere in the range of 8000h to
BFFFh would
not
be valid.
Figure 5 shows the priority levels for all memory components. Any component on a higher
level can overlap and has priority over any component on a lower level. Components on
the same level must
not
overlap. Level one has the highest priority and level 3 has the
lowest.
相關(guān)PDF資料
PDF描述
PSD934F2 Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD934F2-70J Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD934F2-70M Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD934F2-90J Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD934F2-90JI Flash In-System Programmable ISP Peripherals For 8-bit MCUs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD954F2V-90J 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 5.0V 2M 90ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PSD954F2V-90M 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 PQFP-52 3V 2M 90NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PS-DA0104-01 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS
PS-DA0104-01S 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS
PS-DA0105-01 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*