- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385747 > PSD813F2A (意法半導(dǎo)體) Flash In-System Programmable(ISP) Peripherals For 8-bit MCUs(用于八位MCU的閃速在系統(tǒng)可編程外圍芯片) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD813F2A |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Flash In-System Programmable(ISP) Peripherals For 8-bit MCUs(用于八位MCU的閃速在系統(tǒng)可編程外圍芯片) |
| 中文描述： | Flash在系統(tǒng)可編程（ISP）為周邊8位微控制器（用于八位微控制器的閃速在系統(tǒng)可編程外圍芯片） |
| 文件頁(yè)數(shù)： | 59/103頁(yè) |
| 文件大小： | 1180K |
| 代理商： | PSD813F2A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)當(dāng)前第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)
59/103
PSD8XXF2/3/4/5
Automatic Power-down (APD) Unit and Power-
down Mode.
The APD Unit, shown in Figure 29,
puts the PSD8XXFX into Power-down mode by
monitoring the activity of Address Strobe (ALE/AS,
PD0). If the APD Unit is enabled, as soon as activ-
ity on Address Strobe (ALE/AS, PD0) stops, a four
bit counter starts counting. If Address Strobe
(ALE/AS, PD0) remains inactive for fifteen clock
periods of CLKIN (PD1), Power-down (PDN) goes
High, and the PSD8XXFX enters Power-down
mode, as discussed next.
Power-down Mode.
By default, if you enable the
APD Unit, Power-down mode is automatically en-
abled. The device enters Power-down mode if Ad-
dress Strobe (ALE/AS, PD0) remains inactive for
fifteen periods of CLKIN (PD1).
The following should be kept in mind when the
PSD8XXFX is in Power-down mode:
I
If Address Strobe (ALE/AS, PD0) starts pulsing
again, the PSD8XXFX returns to normal
Operating mode. The PSD8XXFX also returns
to normal Operating mode if either PSD Chip
Select Input (CSI, PD2) is Low or the Reset
(RESET) input is High.
I
The MCU address/data bus is blocked from all
memory and PLDs.
I
Various signals can be blocked (prior to Power-
down mode) from entering the PLDs by setting
the appropriate bits in the PMMR registers. The
blocked signals include MCU control signals
and the common CLKIN (PD1). Note that
blocking CLKIN (PD1) from the PLDs does not
block CLKIN (PD1) from the APD Unit.
I
All PSD8XXFX memories enter Standby mode
and are drawing standby current. However, the
PLD and I/O ports blocks do not
go into Standby
Mode because you don’t want to have to wait for
the logic and I/O to “wake-up” before their
outputs can change. See Table 28 for Power-
down mode effects on PSD8XXFX ports.
I
Typical standby current is of the order of
microamperes. These standby current values
assume that there are no transitions on any PLD
input.
Table 28. Power-down Mode’s Effect on Ports
Figure 29. APD Unit
Table 29. PSD8XXFX Timing and Stand-by Current during Power-down Mode
Note: 1. Power-down does not affect the operation of the PLD. The PLD operation in this mode is based only on the Turbo bit.
2. Typical current consumption assuming no PLD inputs are changing state and the PLD Turbo bit is 0.
Port Function
Pin Level
MCU I/O
No Change
PLD Out
No Change
Address Out
Undefined
Data Port
Tri-State
Peripheral I/O
Tri-State
Mode
PLD Propagation
Delay
Memory
Access Time
Access Recovery Time
to Normal Access
Typical Stand-by Current
5V V
CC
3V V
CC
Power-down
Normal t
PD
(Note
1
)
No Access
t
LVDV
75 μA (Note
2
)
25 μA (Note
2
)
APD EN
PMMR0 BIT 1=1
ALE
RESET
CSI
CLKIN
TRANSITION
DETECTION
EDGE
DETECT
APD
COUNTER
POWER DOWN
(PDN)
SELECT
DISABLE BUS
INTERFACE
EEPROM SELECT
FLASH SELECT
SRAM SELECT
PD
CLR
PD
DISABLE
FLASH/EEPROM/SRAM
PLD
AI02891
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD813F2V | Flash In-System Programmable (ISP) Peripherals for8-bits MCUs, 3V |
| PSD813F2V-15J1T | Flash In-System Programmable (ISP) Peripherals for8-bits MCUs, 3V |
| PSD833F2V | Flash In-System Programmable (ISP) Peripherals for8-bits MCUs, 3V |
| PSD833F2V-15J1T | Flash In-System Programmable (ISP) Peripherals for8-bits MCUs, 3V |
| PSD853F2V | Flash In-System Programmable (ISP) Peripherals for8-bits MCUs, 3V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD813F2A-12J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F2A-12JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F2A-12JIT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F2A-12JT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F2A-12M | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。