參數(shù)資料
型號： PSD4135F1V-12M
廠商： 意法半導(dǎo)體
英文描述： Flash In-System-Programmable Peripherals for 16-Bit MCUs
中文描述： Flash在系統(tǒng)可編程外設(shè)的16位微控制器
文件頁數(shù)： 61/93頁
文件大?。?/td> 503K
代理商： PSD4135F1V-12M
9.5.3.4 Reset of Flash Erase and Programming Cycles
An external reset on the RESET pin will also reset the internal Flash memory state
machine. When the Flash is in programming or erase mode, the RESET pin will terminate
the programming or erase operation and return the Flash back to read mode in tNLNH-A
(minimum 25 s) time.
9.6 Programming In-Circuit using the JTAG-ISP Interface
The JTAG-ISP interface on the PSD4000 can be enabled on Port E (see Table 29). All
memory (Flash and Flash Boot Block), PLD logic, and PSD configuration bits may be
programmed through the JTAG-ISC interface. A blank part can be mounted on a printed
circuit board and programmed using JTAG-ISP.
The standard JTAG signals (IEEE 1149.1) are TMS, TCK, TDI, and TDO. Two additional
signals, TSTAT and TERR, are optional JTAG extensions used to speed up program and
erase operations.
Preliminary Information
PSD4000 Series
61
Port E Pin
JTAG Signals
Description
PE0
TMS
Mode Select
PE1
TCK
Clock
PE2
TDI
Serial Data In
PE3
TDO
Serial Data Out
PE4
TSTAT
Status
PE5
TERR
Error Flag
Table 29. JTAG Port Signals
The
PSD4000
Functional
Blocks
(cont.)
*SR_cod bit in the VM Register are always cleared to zero on power on or warm reset.
Port Configuration
Power On Reset
Warm Reset
Power Down Mode
MCU I/O
Input Mode
Unchanged
PLD Output
Valid after internal
Valid
Depend on inputs to
PSD configuration
PLD (address are
bits are loaded
blocked in PD mode)
Address Out
Tri-stated
Not defined
Data Port
Tri-stated
Table 28. Status During Power On Reset, Warm Reset and Power Down Mode
Register
Power On Reset
Warm Reset
Power Down Mode
PMMR0, 2
Cleared to “0”
Unchanged
VM Register*
Initialized based on
Unchanged
the selection in
PSDsoft
Configuration Menu.
All other registers
Cleared to “0”
Unchanged
By default, on a blank PSD (as shipped from factory or after erasure), four pins on Port E
are enabled for the basic JTAG signals TMS, TCK, TDI, and TDO.
See Application Note 54 for more details on JTAG In-System-Programming.
相關(guān)PDF資料
PDF描述
PSD4235F1V-12B81 Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235F1V-12B81I Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235F1V-12J Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235F1V-12JI Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235F1V-12M MGrid IDT Rec /OPolKeyLRmp .38AuLF 40Ckt
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD4135F1V-12MI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135F1V-12U 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135F1V-12UI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135F1V-15B81 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135F1V-15B81I 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*