- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224791 > PPC440GR-3BA533CZ (APPLIEDMICRO INC) 32-BIT, 533 MHz, RISC PROCESSOR, PBGA456 PDF資料下載
參數(shù)資料
| 型號： | PPC440GR-3BA533CZ |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA456 |
| 封裝： | 35 MM, THERMALLY ENHANCED, PLASTIC, BGA-456 |
| 文件頁數(shù)： | 52/82頁 |
| 文件大小： | 1147K |
| 代理商： | PPC440GR-3BA533CZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
56
AMCC Proprietary
Revision 1.16 – July 19, 2006
Preliminary Data Sheet
440GR – PPC440GR Embedded Processor
System Interface
SysClk
Main system clock input.
Clock
3.3V LVTTL
SysErr
Set to 1 when a machine check is generated.
O
3.3V tolerant
2.5V CMOS
SysReset
Main system reset. External logic can drive this bidirectional
pin low (minimum of 16 cycles) to initiate a system reset. A
system reset can also be initiated by software. Implemented as
an open-drain output (two states; 0 or open circuit).
I/O
3.3V tolerant
2.5V CMOS
1, 2
Halt
Halt from external debugger.
I
3.3V LVTTL
1, 4
TmrClk1
Processor timer external input clock.
I
3.3V tolerant
2.5V CMOS
TmrClk2
This signal must be connected to a clock. It can be connected
to any available clocking signal in the frequency range of
32kHz to 100MHz including TmrClk1.
I
3.3V tolerant
2.5V CMOS
GPIO00:63
General purpose I/O 0 through 63. To access these functions,
software must set DCR register bits.
I/O
Multiplex
TestEn
Test Enable.
I
Multiplex
3
RcvrInh
Receiver Inhibit. Active only when TestEn is active.
I
Multiplex
ModeCtrl
Mode Control.
I
Multiplex
LeakTest
Leakage Test.
I
Multiplex
RefEn
Reference Enable.
I
Multiplex
DrvrInh1:2
Driver Inhibit. Used for test purposes only. Tie up as specified
in Note 2 for normal operation.
I
3.3V tolerant
2.5V CMOS
2
PSROOut
Module characterization and screening.
O
Perf screen
ring osc
1, 3
Table 7. Signal Functional Description (Sheet 7 of 8)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω to 3.3V)
3. Must pull down (recommended value is 1k
Ω)
4. If not used, must pull up (recommended value is 3k
Ω to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC440GR-3BB533CZ | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA456 |
| PPC440GRX-STA400TZ | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA680 |
| PPCM08DNNNN920 | 8 CONTACT(S), PLASTIC, MALE, CIRCULAR CONNECTOR, CRIMP, PLUG |
| PRAF06ANNNN91502 | 6 CONTACT(S), ALUMINUM ALLOY/COPPER ALLOY/COPPER-ZINC ALLOY, CIRCULAR CONNECTOR, CRIMP |
| PRAF06ANNNN915 | 6 CONTACT(S), ALUMINUM ALLOY/COPPER ALLOY/COPPER-ZINC ALLOY, CIRCULAR CONNECTOR, CRIMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC440GR-3JA333C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JA400C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JA533C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JA667C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JB333C | 制造商:AppliedMicro 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。