- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224791 > PPC440GR-3BA533CZ (APPLIEDMICRO INC) 32-BIT, 533 MHz, RISC PROCESSOR, PBGA456 PDF資料下載
參數(shù)資料
| 型號： | PPC440GR-3BA533CZ |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA456 |
| 封裝： | 35 MM, THERMALLY ENHANCED, PLASTIC, BGA-456 |
| 文件頁數(shù)： | 46/82頁 |
| 文件大?。?/td> | 1147K |
| 代理商： | PPC440GR-3BA533CZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
50
AMCC Proprietary
Revision 1.16 – July 19, 2006
Preliminary Data Sheet
440GR – PPC440GR Embedded Processor
Table 7. Signal Functional Description (Sheet 1 of 8)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω to 3.3V)
3. Must pull down (recommended value is 1k
Ω)
4. If not used, must pull up (recommended value is 3k
Ω to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
PCI Interface
PCIAD00:31
Address/Data bus (bidirectional).
I/O
3.3V PCI
PCIC0:3/BE0:3
PCI Command/Byte Enables
.
I/O
3.3V PCI
PCIClk
Provides timing to the PCI interface for PCI transactions.
I
3.3V PCI
PCIDevSel
Indicates the driving device has decoded its address as the
target of the current access.
I/O
3.3V PCI
PCIFrame
Driven by the current master to indicate beginning and
duration of an access.
I/O
3.3V PCI
PCIGnt1/Req
Indicates that the specified agent is granted access to the bus.
When the internal arbiter is enabled, output is PCIGnt0. When
the internal arbiter is disabled, output is Req.
O
3.3V PCI
PCIGnt2:6
Indicates that the specified agent is granted access to the bus.
O
3.3V PCI
PCIIDSel
Used as a chip select during configuration read and write
transactions.
I
3.3V PCI
PCIINT
Level sensitive PCI interrupt.
O
3.3V PCI
PCIIRDY
Indicates initiating agent’s ability to complete the current data
phase of the transaction.
I/O
3.3V PCI
PCIPar
Even parity.
I/O
3.3V PCI
PCIPErr
Reports data parity errors during all PCI transactions except a
Special Cycle.
I/O
3.3V PCI
PCIReq0/Gnt
Indicates to the PCI arbiter that the specified agent wishes to
use the bus. When the internal arbiter is enabled, input is
PCIReq0. When internal arbiter is disabled, input is Gnt.
I
3.3V PCI
PCIReq1:5
An indication to the PCI arbiter that the specified agent wishes
to use the bus.
I
3.3V PCI
PCIReset
Brings PCI device registers and logic to a consistent state.
O
3.3V PCI
PCISErr
Reports address parity errors, data parity errors on the Special
Cycle command, or other catastrophic system errors.
I/O
3.3V PCI
PCIStop
Indicates the current target is requesting the master to stop the
current transaction.
I/O
3.3V PCI
PCITRDY
Indicates the target agent’s ability to complete the current data
phase of the transaction.
I/O
3.3V PCI
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC440GR-3BB533CZ | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA456 |
| PPC440GRX-STA400TZ | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA680 |
| PPCM08DNNNN920 | 8 CONTACT(S), PLASTIC, MALE, CIRCULAR CONNECTOR, CRIMP, PLUG |
| PRAF06ANNNN91502 | 6 CONTACT(S), ALUMINUM ALLOY/COPPER ALLOY/COPPER-ZINC ALLOY, CIRCULAR CONNECTOR, CRIMP |
| PRAF06ANNNN915 | 6 CONTACT(S), ALUMINUM ALLOY/COPPER ALLOY/COPPER-ZINC ALLOY, CIRCULAR CONNECTOR, CRIMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC440GR-3JA333C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JA400C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JA533C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JA667C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JB333C | 制造商:AppliedMicro 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。