- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385710 > PDSP1601 (Mitel Networks Corporation) ALU and Barrel Shifter(高性能16位算術(shù)邏輯單元（帶一個(gè)獨(dú)立片上16位柱形移位器）) PDF資料下載
參數(shù)資料
| 型號(hào)： | PDSP1601 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | ALU and Barrel Shifter(高性能16位算術(shù)邏輯單元（帶一個(gè)獨(dú)立片上16位柱形移位器）) |
| 中文描述： | ALU和桶式移位器（高性能16位算術(shù)邏輯單元（帶一個(gè)獨(dú)立片上16位柱形移位器）） |
| 文件頁(yè)數(shù)： | 6/17頁(yè) |
| 文件大?。?/td> | 137K |
| 代理商： | PDSP1601 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
PDSP1601/PDSP1601A
Divide by Two
6
The ALU has four (A2SGN, A2RAL, A2RAR, A2RSX)
instructions used for right shifting (dividing by two) extended
precision words. These words, (up to 64 bits) may be stored
in the two on-chip register files. When the least significant 16
bit word is shifted, the vacant MSB must be filled with the LSB
from the next most significant 16 bit byte. This is achieved via
the A2RAL, A2RAR or A2RSX instructions which indicate the
source of the new MSB (see ALU INSTRUCTION SET).
When the most significant 16 bit byte is right shifted, the
MSB must be filled with a duplicate of the original MSB so as
to maintain the correct sign (Sign Extension). This operation
is achieved via the A2SGN instruction (see Table 1).
Constants
The ALU has four instructions (OPONE, OPBYT, OPNIB,
OPALT) that force a constant value onto the ALU output.
These values are primarily intended to be used as masks, or
the seeds for mask generation, for example, the OPONE
instruction will set a single bit in the least significant position.
This bit may be rotated any where in the 16 bit field by the
Barrel Shifter, allowing the AND function of the ALU to perform
bit-pick operations on input data.
CLR
The ALU instruction CLRXX is used as a Master Reset for
the entire device. This instruction has the effect of:
1. Clearing ALU and Barrel Shifter register files to zero.
2. Clearing A and B port input registers to zero.
3. Clearing the R1 and R2 shift control registers to zero.
4. Clearing the internally registered CO bit to zero.
5. Programming the BFP flag to detect overflow conditions.
The Barrel Shifter
The Barrel Shifter supports 16 instructions as detailed in
Table 2. The input to the Barrel Shifter is selected by the S
MUX. Data will fall through from the selected register, through
the S MUX and the Barrel Shifter to the shifter output register
file in 50ns for the PDSP1601A (100ns for the PDSP1601).
The Barrel Shifter instructions are latched, such that the
instructions will not start executing until the rising edge of CLK
latches the instruction into the device.
The Barrel Shifter is capable of Logical Arithmetic or Barrel
Shifts in either direction.
A.
Logical shifts discard bits that exit the 16 bit field and fill
spaces with zeros.
Arithmetic shifts discard bits that exit the 16 bit field and
fill spaces with duplicates of the original MSB.
Barrel Shifts rotate the 16 bit fields such that bits tha exit
the 16 bit field to the left or right reappear in the vacant
spaces on the right or left.
B.
C.
The amount of shift applied is encoded onto the 4 bit Barrel
Shifter input as illustrated in Table 3. The type of shift and the
amount are determined by the shift control block. The shift
control block (see Fig.3) accepts and decodes the four bit ISO-
3 instruction. The shift control block contains a priority
encoder and two user programmable 4 bit registers R1 and
R2.
There are four possible sources of shift value that can be
passed onto the Barrel Shifter, there are:
1. The Priority Encoder
2. The SV input
3. The R1 register
4. The R2 register
Mnemonic
LSRSV
LSLSV
BSRSV
BSLSV
LSRR1
LSLR1
LSRR2
LSLR2
LR1SV
LR2SV
ASRSV
ASRR1
ASRR2
NRMXX
NRMR1
NRMR2
IS3-IS0
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
Operation
Logical Shift Right by SV
Logical Shift Left by SV
Barrel Shift Right by SV
Barrel Shift Left by SV
Logical Shift Right by R1
Logical Shift Left by R1
Logical Shift Right by R2
Logical Shift Left by R2
Load Register 1 From SV
Load Register 2 From SV
Arithmetic Shift Right by SV
Arithmetic Shift Right by R1
Arithmetic Shift Right by R2
Normalise Output PE
Normalise Output PE, Load R1
Normalise Output PE, Load R2
Inst
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
I/O
I
I
I
I
X
X
X
X
I
I
I
X
X
O
O
O
Table 2 Barrel shifter instructions
MNEMONICS
LSXYY
BSXYY
ASXYY
LXXYY
NRMYY Normalise by PE, Output PE value on SV Port, Load YY Reg
KEY
SV
R1
R2
PE
I
O
X
= Shift Value
= Register 1
= Register 2
= Priority Encoder Output
=> SV Port operates as an Input
=> SV Port operates as an Output
=> SV Port in a High Impedance State
Logical Shift,
Barrel Shift,
Arithmetic Shift, X
Load
X
X
= Direction YY = Source of Shift Value
= Direction YY = Source of Shift Value
= Direction YY = Source of Shift Value
= Target YY = Source
XX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDSP16116AA0AC | 16 X 16 Bit Complex Multiplier |
| PDSP16116AB0AC | 16 X 16 Bit Complex Multiplier |
| PDSP16116AB0GG | 16 X 16 Bit Complex Multiplier |
| PDSP16116 | 16 X 16 Bit Complex Multiplier |
| PDSP16116AMCGGDR | 16 X 16 Bit Complex Multiplier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDSP1601_96 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ALU and Barrel Shifter |
| PDSP1601_98 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:ALU and Barrel Shifter |
| PDSP1601A | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ALU and Barrel Shifter |
| PDSP1601A/B0/AC | 制造商:Microsemi Corporation 功能描述:20MHZ AUGMENTED ARITH LOGIC UNIT - Bulk 制造商:Zarlink Semiconductor Inc 功能描述:20MHZ AUGMENTED ARITH LOGIC UNIT - Bulk |
| PDSP1601A0/AC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fixed Point ALU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。