- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385710 > PDSP1601 (Mitel Networks Corporation) ALU and Barrel Shifter(高性能16位算術(shù)邏輯單元（帶一個獨立片上16位柱形移位器）) PDF資料下載
參數(shù)資料
| 型號： | PDSP1601 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | ALU and Barrel Shifter(高性能16位算術(shù)邏輯單元（帶一個獨立片上16位柱形移位器）) |
| 中文描述： | ALU和桶式移位器（高性能16位算術(shù)邏輯單元（帶一個獨立片上16位柱形移位器）） |
| 文件頁數(shù)： | 11/17頁 |
| 文件大?。?/td> | 137K |
| 代理商： | PDSP1601 |
PDSP1601/PDSP1601A
11
ALU Control Instructions
Function
The BFP flag is programmed to activate when an ALU operation causes an overflow of the
16 bit number range. This flag is logically the exclusive-or of the carry into and out of the
MSB of the ALU. For the most significant Byte this flag indicates that the result of an
arithmetic two's complement operation has overflowed into the sign bit. The output of the
ALU is forced to zero for the duration of this instruction.
The BFP flag is programmed to activate when an ALU operation comes within a factor of
two of causing an overflow of the 16 bit number range. For the most significant Byte this
flag indicates that the result of an arithmetic two's complement operation is within a factor
of two of overflowing into the sign bit. The output of the ALU is forced to zero for the duration
of this instruction.
The BFP flag is programmed to activate when an ALU operation comes within a factor of
four of causing an overflow of the 16 bit number range. For the most significant Byte this
flag indicates that the result of an arithmetic two's complement operation is within a factor
of four of overflowing into the sign bit. The output of the ALU is forced to zero for the duration
of this instruction.
The BFP flag is programmed to activate when an ALU operation causes a result of zero.
The output of the ALU is forced to zero for the duration of this instruction. During the
execution of this instruction the BFP flag will become active.
The ALU will output the binary value 0000000000000001, the MSB on the left.
The ALU will output the binary value 0000000011111111, the MSB on the left.
The ALU will output the binary value 0000000000001111, the MSB on the left.
The ALU will output the binary value 0101010101010101, the MSB on the left.
Op Code
<18>
<19>
<1A>
<1B>
<1C>
<1D>
<1E>
<1F>
Mnemonic
SBFOV
SBFU1
SBFU2
SBFZE
OPONE
OPBYT
OPNIB
OPALT
Barrel Shifter Instructions
Function
The 16 bit input to the Barrel Shifter is right shifted by the number of places indicated by
the magnitude of the four bit number present in the SV register. The LSBs are dicarded,
and the vacant MSBs are filled with zeros.
The 16 bit input to the Barrel Shifter is left shifted by the number of places indicated by the
magnitude of the four bit number present in the SV register. The LSBs are dicarded, and
the vacant MSBs are filled with zeros.
The 16 bit input to the Barrel Shifter is rotated to the right by the number of places indicated
by the magnitude of the four bit number present in the SV register. The LSBs that exit the
16 bit field to the right, reappear in the vacant MSBs on the left.
The 16 bit input to the Barrel Shifter is rotated to the left by the number of places indicated
by the magnitude of the four bit number present in the SV register. The LSBs that exit the
16 bit field to the right, reappear in the vacant MSBs on the right.
The 16 bit input to the Barrel Shifter is right shifted by the number of places indicated by
the magnitude of the four bit number resident within the R1 register. The LSBs are
discarded, and the vacant MSBs are filled with zeros.
The 16 bit input to the Barrel Shifter is left shifted by the number of places indicated by the
magnitude of the four bit number resident within the R1 register. The LSBs are discarded,
and the vacant LSBs are filled with zeros.
The 16 bit input to the Barrel Shifter is right shifted by the number of places indicated by
the magnitude of the four bit number resident within the R2 register. The LSBs are
discarded, and the vacant MSBs are filled with zeros.
The 16 bit input to the Barrel Shifter is left shifted by the number of places indicated by the
magnitude of the four bit number resident within the R2 register. The LSBs are discarded,
and the vacant LSBs are filled with zeros.
Op Code
<0>
<1>
<2>
<3>
<4>
<5>
<6>
<7>
Mnemonic
LSRSV
LSLSV
BSRSV
BSLSV
LSRR1
LSLR1
LSRR2
LSLR2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDSP16116AA0AC | 16 X 16 Bit Complex Multiplier |
| PDSP16116AB0AC | 16 X 16 Bit Complex Multiplier |
| PDSP16116AB0GG | 16 X 16 Bit Complex Multiplier |
| PDSP16116 | 16 X 16 Bit Complex Multiplier |
| PDSP16116AMCGGDR | 16 X 16 Bit Complex Multiplier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDSP1601_96 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ALU and Barrel Shifter |
| PDSP1601_98 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:ALU and Barrel Shifter |
| PDSP1601A | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ALU and Barrel Shifter |
| PDSP1601A/B0/AC | 制造商:Microsemi Corporation 功能描述:20MHZ AUGMENTED ARITH LOGIC UNIT - Bulk 制造商:Zarlink Semiconductor Inc 功能描述:20MHZ AUGMENTED ARITH LOGIC UNIT - Bulk |
| PDSP1601A0/AC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fixed Point ALU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。