![](http://datasheet.mmic.net.cn/370000/PD78F0138M3GK-A--9ET_datasheet_16728522/PD78F0138M3GK-A--9ET_159.png)
CHAPTER 6 16-BIT TIMER/EVENT COUNTERS 00 AND 01
User’s Manual U16228EJ2V0UD
159
Cautions 1. When the Ring-OSC clock is selected as the clock to be supplied to the CPU, the clock of the
Ring-OSC oscillator is divided and supplied as the count clock. If the count clock is the
Ring-OSC clock, the operation of 16-bit timer/event counter 01 is not guaranteed. When an
external clock is used and when the Ring-OSC clock is selected and supplied to the CPU, the
operation of 16-bit timer/event counter 01 is not guaranteed, either, because the Ring-OSC
clock is supplied as the sampling clock to eliminate noise.
2. Always set data to PRM01 after stopping the timer operation.
3. If the valid edge of TI001 is to be set for the count clock, do not set the clear & start mode
using the valid edge of TI001 and the capture trigger.
4. If the TI001 or TI011 pin is high level immediately after system reset, the rising edge is
immediately detected after the rising edge or both the rising and falling edges are set as the
valid edge(s) of the TI001 pin or TI011 pin to enable the operation of 16-bit timer counter 01
(TM01). Care is therefore required when pulling up the TI001 or TI011 pin. However, when re-
enabling operation after the operation has been stopped once, the rising edge is not
detected.
5. When P06 is used as the TI011 valid edge, it cannot be used as the timer output (TO01), and
when used as TO01, it cannot be used as the TI011 valid edge.
Remarks 1
. f
X
: X1 input clock oscillation frequency
2.
TI001, TI011: 16-bit timer/event counter 01 input pin
3.
Figures in parentheses are for operation with f
X
= 10 MHz.
(5) Port mode register 0 (PM0)
This register sets port 0 input/output in 1-bit units.
When using the P01/TO00/TI010 and P06/TO01
output latch of P01 and P06 to 0.
When using the P01/TO00/TI010 and P06/TO01
time, the output latch of P01 and P06 may be 0 or 1.
PM0 can be set by a 1-bit or 8-bit memory manipulation instruction.
RESET input sets PM0 to FFH.
Figure 6-14. Format of Port Mode Register 0 (PM0)
Address: FF20H After reset: FFH R/W
Note
/TI011
Note
pins for timer output, set PM01 and PM06 and the
Note
/TI011
Note
pins for timer input, set PM01 and PM06 to 0. At this
7
1
6
PM06
5
PM05
4
PM04
3
PM03
2
PM02
1
PM01
0
PM00
Symbol
PM0
PM0n
0
1
P0n pin I/O mode selection (n = 0 to 6)
Output mode (output buffer on)
Input mode (output buffer off)
Note
Available only for the
μ
PD780133, 780134, 78F0134, 780136, 780138, and 78F0138.