參數(shù)資料
型號： PCM9211PTR
廠商： TEXAS INSTRUMENTS INC
元件分類： 網(wǎng)絡接口
英文描述： DATACOM, TOKEN RING TRANSCEIVER, PQFP48
封裝： GREEN, PLASTIC, LQFP-48
文件頁數(shù)： 73/121頁
文件大?。?/td> 1219K
代理商： PCM9211PTR
MS
MC
MDI
ADR 6 ADR 5 ADR 4 ADR 3 ADR 2 ADR 1 ADR 0
D7
D6
D5
D4
D3
D2
D1
D0
DC
R /W
ADR 6
DC
“ 0”
MS
MC
MDI
ADR 6 ADR 5 ADR 4 ADR 3 ADR 2 ADR 1
DON ’T CARE
( DC)
ADR 0
R /W ADR 6
DC
“1 ”
MDO
D7
D6
D5
D4
D3
D2
D1
D0
“HI - Z ”
“HI -Z ”
www.ti.com
SBAS495 – JUNE 2010
Register Write Operation
Figure 37 shows the functional timing diagram for a single write operation on the serial control port. MS is held at
'1' until a register must be written. To start the register write cycle, MS should be set to '0'. 16 clocks are then
provided on MC, corresponding to the 16 bits of the control data word on MDI. After the 16th clock cycle has
been completed, MS is set to '1' to latch the data into the indexed mode control register.
Figure 37. Register Write Operation
Channel status data are available from the Channel Status registers. To read the first 48 bits of the Channel
Status registers accurately, the read should be started 48fS after the start of the block. However, once MS is
pulled to '0', there are no time requirements in which to read the data because the registers are locked.
Both INT0 and INT1 can also be masked to highlight when the Channel Status has been updated. In many
cases, Channel Status does not change during playback (of a movie or music). Once the source changes,
though, the Channel Status changes. This change causes an interrupt, which can then be used to trigger the
DSP to read the Channel Status registers. The interrupt source is called OCSRNWx (Output Channel Status
Renewal).
The OCSRNWx flag can be held in the INTx register, or masked and brought out to the ERR/INT0 or
NPCM/INT1 pin.
Register Read Operation
Figure 38 shows the functional timing diagram for single read operations on the SPI serial control port. MS is
held high until a register is to be read. To start the register read cycle, MS is set to a low state. 16 clocks are
then provided on MC, corresponding to the first eight bits of the control data word on MDI, and second eight bits
of the read-back data word from MDO. After the 16th clock cycle has been completed, MS is set to high for next
write or read operation. MDO remains in a Hi-Z (or high impedance) state except for a period of eight MC clocks
for actual data transfer.
Figure 38. Register Read Operation
Copyright 2010, Texas Instruments Incorporated
55
Product Folder Link(s): PCM9211
相關PDF資料
PDF描述
PCM9211PT DATACOM, TOKEN RING TRANSCEIVER, PQFP48
PCN11MF STRIP TERMINAL BLOCK, 1 DECK
PCN12E-32S-2.54DSA 32 CONTACT(S), FEMALE, STRAIGHT TWO PART EURO CONNECTOR, SOLDER, SOCKET
PCN12E-44S-2.54DSA 44 CONTACT(S), FEMALE, STRAIGHT TWO PART EURO CONNECTOR, SOLDER, SOCKET
PCN12E-50S-2.54DSA 50 CONTACT(S), FEMALE, STRAIGHT TWO PART EURO CONNECTOR, SOLDER, SOCKET
相關代理商/技術參數(shù)
參數(shù)描述
PCM-93 功能描述:電線鑒定 Pre-Printed WM Card, Vinyl Cloth, .22" W RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in
PCM-9342 制造商:ADVANTECH 制造商全稱:Advantech Co., Ltd. 功能描述:X86 SoC 3.5" SBC with VGA, LCD, LAN, USB, SATA, CF, PC/104
PCM-9342F-64A1E 制造商:ADVANTECH 制造商全稱:Advantech Co., Ltd. 功能描述:X86 SoC 3.5" SBC with VGA, LCD, LAN, USB, SATA, CF, PC/104
PCM-9342FZ2-64A1E 制造商:ADVANTECH 制造商全稱:Advantech Co., Ltd. 功能描述:X86 SoC 3.5" SBC with VGA, LCD, LAN, USB, SATA, CF, PC/104
PCM-9342L-64A1E 制造商:ADVANTECH 制造商全稱:Advantech Co., Ltd. 功能描述:X86 SoC 3.5" SBC with VGA, LCD, LAN, USB, SATA, CF, PC/104
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*