- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367815 > PCF2113DHF4 (NXP Semiconductors N.V.) LCD controllers/drivers PDF資料下載
參數(shù)資料
| 型號： | PCF2113DHF4 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | LCD controllers/drivers |
| 中文描述： | LCD控制器/驅(qū)動器 |
| 文件頁數(shù)： | 10/72頁 |
| 文件大?。?/td> | 332K |
| 代理商： | PCF2113DHF4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
2001 Dec 19
10
Philips Semiconductors
Product specification
LCD controllers/drivers
PCF2113x
7.3
Oscillator
The on-chip oscillator provides the clock signal for the
display system. No external components are required and
the OSC pin must be connected to V
DD1
.
7.4
External clock
If an external clock is to be used this input is at the OSC
pin. The resulting display frame frequency is given by:
f
3072
Only in the Power-down mode is the clock allowed to be
stopped (OSC connected to V
SS
), otherwise the LCD is
frozen in a DC state.
7.5
Power-on reset
The on-chip Power-on reset block initializes the chip after
power-onor power failure.This isa synchronousreset and
requires 3 oscillator cycles to be executed.
7.6
Power-down mode
The chip can be put into Power-down mode by applying an
external active HIGH level to the PD pin. In Power-down
mode all static currents are switched off (no internal
oscillator, no bias level generation and all LCD outputs are
internally connected to V
SS
).
During power-down, information in the RAMs and the chip
state are preserved. Instruction execution during
power-down is possible when pin OSC is externally
clocked.
7.7
Registers
The PCF2113x has two 8-bit registers, an Instruction
Register (IR) and a Data Register (DR). The Register
Select (RS) signal determines which register will be
accessed. The instruction register stores instruction codes
such as ‘display clear’, ‘cursor shift’, and address
information for the Display Data RAM (DDRAM) and
Character Generator RAM (CGRAM).The instruction
register can be written to but not read from by the system
controller.
The data register temporarily stores data to be read from
the DDRAM and CGRAM. When reading, data from the
DDRAM or CGRAM corresponding to the address in the
instruction register is written to the data register prior to
being read by the ‘read data’ instruction.
7.8
Busy flag
The busy flag indicates the internal status of the
PCF2113x. A logic 1 indicates that the chip is busy and
further instructions will not be accepted. The busy flag is
output to pin DB7 when bit RS = 0 and bit R/W = 1.
Instructions should only be written after checking that the
busy flag is at logic 0 or waiting for the required number of
cycles.
7.9
Address Counter (AC)
The address counter assigns addresses to the DDRAM
and CGRAM for reading and writing and is set by the
commands ‘set CGRAM address’ and ‘set DDRAM
address’. After a read/write operation the address counter
is automatically incremented or decremented by 1.
The address counter contents are output to the bus
(DB6 to DB0) when bit RS = 0 and bit R/W = 1.
7.10
Display Data RAM (DDRAM)
The DDRAM stores up to 80 characters of display data
represented by 8-bit character codes. RAM locations
which are not used for storing display data can be used as
general purpose RAM. The basic RAM to display
addressing scheme is shown in Fig.3. With no display shift
the characters represented by the codes in the first
24 RAM locations starting at address 00H in line 1 are
displayed. Figures 4 and 5 show the display mapping for
right and left shift respectively.
When data is written to or read from the DDRAM,
wrap-around occurs from the end of one line to the start of
the next line. When the display is shifted each line wraps
around within itself, independently of the others. Thus all
lines are shifted and wrapped around together.
The address ranges and wrap-around operations for the
various modes are shown in Table 2.
f
frame
-------------
=
Table 2
Address space and wrap-around operation
MODE
1
×
24
00 to 4F
4F to 00
4F to 00
2
×
12
1
×
12
00 to 27
27 to 00
27 to 00
Address space
Read/write wrap-around (moves to next line)
Display shift wrap-around (stays within line)
00 to 27; 40 to 67
27 to 40; 67 to 00
27 to 00; 67 to 40
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCF2113WU2 | LCD controllers/drivers |
| PCF2113F2 | LCD controller/driver(LCD控制器/驅(qū)動器) |
| PCF211310 | LCD controller/driver(LCD控制器/驅(qū)動器) |
| PCF21132 | LCD controller/driver(LCD控制器/驅(qū)動器) |
| PCF211410 | LCD controller/drivers(LCD控制器/驅(qū)動器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCF2113DU | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:LCD controller/driver |
| PCF2113DU/10/F2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:LCD controller/driver |
| PCF2113DU/10/F4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD controllers/drivers |
| PCF2113DU/2/F4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD controllers/drivers |
| PCF2113DU/2/F4,026 | 功能描述:IC LCD CTLR/DRIVER UNCASED RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A |
發(fā)布緊急采購，3分鐘左右您將得到回復。