- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367815 > PCF2113AU10 (NXP Semiconductors N.V.) RECTIFIER SBR DUAL 20A 60V 180A-ifsm 650mV-vf 0.5mA-ir TO-220AB 50/TUBE PDF資料下載
參數(shù)資料
| 型號： | PCF2113AU10 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | RECTIFIER SBR DUAL 20A 60V 180A-ifsm 650mV-vf 0.5mA-ir TO-220AB 50/TUBE |
| 中文描述： | LCD控制器/驅(qū)動器 |
| 文件頁數(shù)： | 27/72頁 |
| 文件大?。?/td> | 332K |
| 代理商： | PCF2113AU10 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
2001 Dec 19
27
Philips Semiconductors
Product specification
LCD controllers/drivers
PCF2113x
8.3
Entry mode set
8.3.1
B
IT
I/D
When I/D = 1 (0) the DDRAM or CGRAM address
increments (decrements) by 1 when data is written into or
read from the DDRAM or CGRAM. The cursor or blink
position moves to the right when incremented and to the
left when decremented. The cursor underline and cursor
character blink are inhibited when the CGRAM is
accessed.
8.3.2
B
IT
S
When S = 1, the entire display shifts either to the right
(I/D = 0)ortotheleft(I/D = 1)duringaDDRAMwrite.Thus
it appears as if the cursor stands still and the display
moves. The display does not shift when reading from the
DDRAM, or when writing to or reading from the CGRAM.
When S = 0, the display does not shift.
8.4
Display control (and partial Power-down mode)
8.4.1
B
IT
D
The display is on when D = 1 and off when D = 0. Display
data in the DDRAM is not affected and can be displayed
immediately by setting D = 1.
When the display is off (D = 0) the chip is in partial
Power-down mode:
The LCD outputs are connected to V
SS
The LCD generator and bias generator are turned off.
Three oscillator cycles are required after sending the
‘display off’ instruction to ensure all outputs are at V
SS
,
afterwards the oscillator can be stopped. If the oscillator is
running during partial Power-down mode (‘display off’) the
chip can still execute instructions. Even lower current
consumption is obtained by inhibiting the oscillator
(OSC = V
SS
).
To ensure I
DD
< 1
μ
A, the parallel bus pins DB7 to DB0
should be connected to V
DD
; pins RS and R/W to V
DD
or
left open-circuit and pin PD to V
DD
. Recovery from
Power-down mode: PD back to V
SS
, if necessary pin OSC
back to V
DD
and send a ‘display control’ instruction with
D = 1.
8.4.2
B
IT
C
The cursor is displayed when C = 1 and inhibited when
C = 0. Even if the cursor disappears, the display functions
I/D, etcetera, remain in operation during display data write.
The cursor is displayed using 5 dots in the 8th line (see
Fig.6).
8.4.3
B
IT
B
The character indicated by the cursor blinks when B = 1.
The cursor character blink is displayed by switching
between display characters and all dots on with a period of
approximately 1 second, with
The cursor underline and the cursor character blink can be
set to display simultaneously.
8.5
Cursor or display shift
‘Cursor/display shift’ moves the cursor position or the
display to the right or left without writing or reading display
data. This function is used to correct a character or move
the cursor through the display. In 2-line displays, the
cursor moves to the next line when it passes the last
position (40) of the line. When the displayed data is shifted
repeatedly all lines shift at the same time; displayed
characters do not shift into the next line.
The Address Counter (AC) content does not change if the
only action performed is shift display, but increments or
decrements with the ‘cursor display shift’.
8.6
Function set
8.6.1
B
IT
DL (
PARALLEL MODE ONLY
)
Sets interface data width. Data is sent or received in bytes
(DB7 to DB0) when DL = 1 or in two nibbles (DB7 to DB4)
when DL = 0. When 4-bit width is selected, data is
transmitted in two cycles using the parallel bus. In a 4-bit
applicationDB3 to DB0shouldbeleftopen-circuit(internal
pull-ups). Hence in the first ‘function set’ instruction after
power-on M, SL and H are set to logic 1. A second
‘function set’ must then be sent (2 nibbles) to set M,
SL and H to their required values.
‘Function set’ from the I
2
C-bus interface sets the DL bit to
logic 1.
8.6.2
B
IT
M
Selects either 1-line by 24 display (M = 0) or 2-line by
12 display (M = 1).
8.6.3
B
IT
SL
Selects MUX 1 : 9, 1-line by 12 display (independent of
M and L). Only rows 1 to 8 and 17 are to be used. All other
rows must be left open-circuit. The DDRAM map is the
same as in the 2-line by 12 display mode, however, the
second line cannot be displayed.
f
blink
f
52224
----------------
=
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。