- 您現在的位置：買賣IC網 > PDF目錄383735 > PAC7106 (飛思卡爾半導體(中國)有限公司) Microcontroller Family Hardware Specifications PDF資料下載
參數資料
| 型號： | PAC7106 |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | Microcontroller Family Hardware Specifications |
| 中文描述： | 微控制器系列硬件規(guī)格 |
| 文件頁數： | 29/56頁 |
| 文件大小： | 471K |
| 代理商： | PAC7106 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Electrical Characteristics
MAC7100 Microcontroller Family Hardware Specifications, Rev. 1.2
Preliminary
Freescale Semiconductor
29
3.11 Serial Peripheral Interface
3.11.1 Master Mode
Master mode timing values are shown in
Table 32
and illustrated in
Figure 11
and
Figure 12
.
3.11.2 Slave Mode
Slave mode timing values are shown in
Table 33
and illustrated in
Figure 13
and
Figure 14
.
Table 32. SPI Master Mode Timing Characteristics
Conditions are shown in
Table 7
unless otherwise noted, C
LOAD
= 200 pF on all outputs
Num C
Rating
Symbol
f
OP
1
Min
Typ
Max
2
Unit
U1a
P Operating Frequency (baud rate)
NOTES:
1. Refer to
MAC7100 Microcontroller Family Reference Manual
(MAC7100RM) Chapter 22 for all available baud rates.
2. On mask set L49P and L47W devices,
U1a
maximum = and
U1b
minimum = 4.
—
f
IPS
U1b
U2
U3
U4
U5
U6
U9
U10
U11
U12
P SCK Period (t
SCK
= 1
÷
f
OP
, t
IPS
= 1
÷
f
IPS
)
D Enable Lead Time
D Enable Lag Time
D Clock (SCK) High or Low Time
D Data Setup Time (Inputs)
D Data Hold Time (Inputs)
D Data Valid (after Enable Edge)
D Data Hold Time (Outputs)
D Rise Time Inputs and Outputs
D Fall Time Inputs and Outputs
t
SCK
1
t
lead
t
lag
t
wsck
t
su
t
hi
t
v
t
ho
t
r
t
f
2
2
—
—
—
—
—
—
—
—
—
—
7
×
32,768
—
—
1024 t
IPS
—
—
25
—
25
25
t
IPS
t
SCK
t
SCK
ns
ns
ns
ns
ns
ns
ns
t
IPS
30
25
0
—
0
—
—
Table 33. SPI Slave Mode Timing Characteristics
Conditions are shown in
Table 7
unless otherwise noted, C
LOAD
= 200 pF on all outputs
Num C
Rating
Symbol
Min
32 678
Typ
Max
1
Unit
V1a
P Operating Frequency
f
OP
—
NOTES:
1. On mask set L49P and L47W devices,
V1a
maximum = and
V1b
minimum = 4.
f
IPS
V1b
V2
V3
V4
V5
V6
V7
V8
V9
V10
V11
V12
P SCK Period (t
SCK
= 1
÷
f
OP
, t
IPS
= 1
÷
f
IPS
)
D Enable Lead Time
D Enable Lag Time
D Clock (SCK) High or Low Time
D Data Setup Time (Inputs)
D Data Hold Time (Inputs)
D Slave Access Time
D Slave SIN Disable Time
D Data Valid (after SCK Edge)
D Data Hold Time (Outputs)
D Rise Time Inputs and Outputs
D Fall Time Inputs and Outputs
t
SCK
t
lead
t
lag
t
wsck
t
su
t
hi
t
a
t
dis
t
v
t
ho
t
r
t
f
2
1
1
1
—
—
—
—
—
—
—
—
—
—
—
—
7
×
32,768
—
—
—
—
—
1
1
25
—
25
25
t
IPS
t
IPS
t
IPS
ns
ns
ns
t
IPS
t
IPS
ns
ns
ns
ns
t
IPS
30
25
25
—
—
—
0
—
—
----------------------------
7
×
----------------------------
相關PDF資料 |
PDF描述 |
|---|---|
| PAC7111 | Microcontroller Family Hardware Specifications |
| PAC7112 | Microcontroller Family Hardware Specifications |
| PAC7116 | Microcontroller Family Hardware Specifications |
| PAC7121 | Microcontroller Family Hardware Specifications |
| PAC7122 | Microcontroller Family Hardware Specifications |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PAC7111 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
| PAC7112 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
| PAC7116 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
| PAC7121 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
| PAC7122 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復。