![](http://datasheet.mmic.net.cn/370000/P9S12XEP100J1VVLR_datasheet_16728329/P9S12XEP100J1VVLR_945.png)
Appendix A Electrical Characteristics
MC9S12XE-Family Reference Manual Rev. 1.07
Freescale Semiconductor
945
A.4
Voltage Regulator
A.5
Output Loads
A.5.1
Resistive Loads
Thevoltageregulatorisintendedtosupplytheinternallogicandoscillator.ItallowsnoexternalDCloads.
A.5.2
Capacitive Loads
The capacitive loads are specified in
Table A-21
. Ceramic capacitors with X7R dielectricum are required.
Table A-20. Voltage Regulator Electrical Characteristics
Conditions are shown in
Table A-4
unless otherwise noted
Num
C
Characteristic
Symbol
Min
Typical
Max
Unit
1
P
Input Voltages
V
VDDR,A
3.13
—
5.5
V
2
P
Output Voltage Core
Full Performance Mode
Reduced Power Mode (MCU STOP mode)
Shutdown Mode
V
DD
1.72
—
—
1.84
1.6
—
1
1
Voltage Regulator Disabled. High Impedance Output
2
Monitors VDDA, active only in Full Performance Mode. Indicates I/O & ADC performance degradation due to low supply
voltage.
3
Device functionality is guaranteed on power down to the LVR assert level
4
Monitors VDDX, active only in Full Performance Mode. MCU is monitored by the POR in RPM (see
Figure A-3
)
5
The API Trimming bits must be set that the minimum period equals to 0.2 ms.
1.98
—
—
V
V
V
3
P
Output Voltage Flash
Full Performance Mode
Reduced Power Mode (MCU STOP mode)
Shutdown Mode
V
DDF
2.6
—
—
2.82
2.2
—
1
2.9
—
—
V
V
V
4
P
Output Voltage PLL
Full Performance Mode
Reduced Power Mode (MCU STOP mode)
Shutdown Mode
V
DDPLL
1.72
—
—
1.84
1.6
—
1
1.98
—
—
V
V
V
5
P
Low Voltage Interrupt Asser Level
2
Low Voltage InterruptDeassert Level
V
LVIA
V
LVID
4.04
4.19
4.23
4.38
4.40
4.49
V
V
6
P
VDDX Low Voltage Reset Deassert
3 4
V
LVRXD
—
—
3.13
V
7
C
Trimmed API internal clock
5
f / f
nominal
df
API
- 5%
—
+ 5%
—
8
D
The first period after enabling the counter by APIFE
might be reduced by API start up delay
t
sdel
—
—
100
us
9
C
Temperature Sensor Slope
dV
TS
—
5.15
—
mV/
o
C