![](http://datasheet.mmic.net.cn/370000/P9S12XEP100J1VVLR_datasheet_16728329/P9S12XEP100J1VVLR_613.png)
Chapter 15 Inter-Integrated Circuit (IICV3) Block Description
MC9S12XE-Family Reference Manual Rev. 1.07
Freescale Semiconductor
613
15.4.1.11 General Call Address
To broadcast using a general call, a device must first generate the general call address($00), then after
receiving acknowledge, it must transmit data.
In communication, as a slave device, provided the GCEN is asserted, a device acknowledges the broadcast
and receives data until the GCEN is disabled or the master device releases the bus or generates a new
transfer. In the broadcast, slaves always act as receivers. In general call, IAAS is also used to indicate the
address match.
In order to distinguish whether the address match is the normal address match or the general call address
match, IBDR should be read after the address byte has been received. If the data is $00, the match is
generalcalladdressmatch.Themeaningofthegeneralcalladdressisalwaysspecifiedinthefirstdatabyte
and must be dealt with by S/W, the IIC hardware does not decode and process the first data byte.
When one byte transfer is done, the received data can be read from IBDR. The user can control the
procedure by enabling or disabling GCEN.
15.4.2
Operation in Run Mode
This is the basic mode of operation.
15.4.3
Operation in Wait Mode
IIC operation in wait mode can be configured. Depending on the state of internal bits, the IIC can operate
normally when the CPU is in wait mode or the IIC clock generation can be turned off and the IIC module
enters a power conservation state during wait mode. In the later case, any transmission or reception in
progress stops at wait mode entry.
15.4.4
Operation in Stop Mode
TheIICisinactiveinstopmodeforreducedpowerconsumption.TheSTOPinstructiondoesnotaffectIIC
register states.
15.5
Resets
The reset state of each individual bit is listed in
Section 15.3, “Memory Map and Register Definition
,”
which details the registers and their bit-fields.
15.6
Interrupts
IICV3 uses only one interrupt vector.
Table 15-9. Interrupt Summary
Interrupt
Offset
Vector
Priority
Source
Description