參數(shù)資料
型號(hào): P4C187L-20LMB
廠商: PYRAMID SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: ULTRA HIGH SPEED 64K x 1 STATIC CMOS RAMS
中文描述: 64K X 1 STANDARD SRAM, 20 ns, QCC22
封裝: 0.290 X 0.490 INCH, LCC-22
文件頁數(shù): 5/12頁
文件大?。?/td> 323K
代理商: P4C187L-20LMB
P4C187/187L
Page 5 of 12
Document #
SRAM111
REV B
Notes:
9.
CE
and
WE
must be LOW for WRITE cycle.
10. If
CE
goes HIGH simultaneously with
WE
HIGH, the output remains
in a high impedance state.
11. Write Cycle Time is measured from the last valid address to the first
transition address.
TIMING WAVEFORM OF WRITE CYCLE NO. 1 (
WE
CONTROLLED)
(9)
AC CHARACTERISTICS - WRITE CYCLE
(V
CC
= 5V ± 10%, All Temperature Ranges)
(2)
Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max
t
WC
Write Cycle Time
10
12
15
20
25
35
45
55
70
85
t
CW
Chip Enable Time to
End of Write
Address Valid to End
of Write
8
10
12
15
20
25
30
35
40
45
t
AW
8
10
12
15
20
25
30
35
40
45
t
AS
Address Set-up Time
0
0
0
0
0
0
0
0
0
0
t
WP
Write Pulse Width
8
10
12
15
20
25
30
35
40
45
t
AH
Address Hold Time
from End of Write
Data Valid to End of
Write
0
0
0
0
0
0
0
0
0
0
t
DW
6
7
10
13
15
20
25
30
35
40
t
DH
Data Hold Time
0
0
0
0
0
0
0
0
0
0
t
WZ
Write Enable to
Output in High Z
Output Active from
End of Write
6
7
8
12
15
17
20
25
30
35
t
OW
0
0
0
0
0
0
0
0
0
0
-15
-20
-25
-35
-45
-55
-70
-85
Parameter
Symbol
-10
-12
相關(guān)PDF資料
PDF描述
P4C187L-20PMB ULTRA HIGH SPEED 64K x 1 STATIC CMOS RAMS
P4C187L-25CMB ULTRA HIGH SPEED 64K x 1 STATIC CMOS RAMS
P4C187L-45CMB ULTRA HIGH SPEED 64K x 1 STATIC CMOS RAMS
P4C187L-45JMB ULTRA HIGH SPEED 64K x 1 STATIC CMOS RAMS
P4C187L-45PMB ULTRA HIGH SPEED 64K x 1 STATIC CMOS RAMS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P4C188-30PC 制造商:PERF SEMI 功能描述:
P4C214-13PP52C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM
P4C214-17PP52C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM
P4C214-20PP52C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM
P4C214-25GR52B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM