- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361075 > NB2304A (ON SEMICONDUCTOR) 3.3 V Zero Delay Clock Buffer(3.3V零延遲時鐘緩沖器) PDF資料下載
參數(shù)資料
| 型號： | NB2304A |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | 3.3 V Zero Delay Clock Buffer(3.3V零延遲時鐘緩沖器) |
| 中文描述： | 3.3伏零延遲時鐘緩沖器（3.3零延遲時鐘緩沖器） |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 125K |
| 代理商： | NB2304A |
NB2304A
http://onsemi.com
6
Table 8. SWITCHING CHARACTERISTICS FOR INDUSTRIAL TEMPERATURE DEVICES
(All parameters are specified with loaded outputs)
Parameter
Description
Test Conditions
Min
Typ
Max
U
nit
t
1
Output Frequency
30 pF load (all devices)
15 pF load (
1,
2)
15
15
100
133.3
MHz
t
1
Duty Cycle = (t
2
/ t
1
) * 100
(all devices)
Measured at 1.4 V, F
OUT
30 pF load
66.66 MHz
40.0
50.0
60.0
%
Measured at 1.4 V, F
OUT
15 pF load
50 MHz
45.0
50.0
55.0
t
3
Output Rise Time
(
1,
2)
Measured between 0.8 V and 2.0 V
30 pF load
2.50
ns
Measured between 0.8 V and 2.0 V
15 pF load
1.50
Output Rise Time
(
1H)
Measured between 0.8 V and 2.0 V
30 pF load
1.50
t
4
Output Fall Time
(
1,
2)
Measured between 2.0 V and 0.8 V
30 pF load
2.50
ns
Measured between 2.0 V and 0.8 V
15 pF load
1.50
Output Fall Time
(
1H)
Measured between 2.0 V and 0.8 V
30 pF load
1.25
t
5
Output
to
Output Skew on same Bank
(
1,
2)
All outputs equally loaded
200
ps
Output
to
Output Skew
(
1H)
All outputs equally loaded
200
Output Bank A
to
Output Bank B skew
(
1)
All outputs equally loaded
200
Output Bank A
to
Output Bank B skew
(
2)
All outputs equally loaded
400
t
6
Delay, REF Rising Edge to FBK Rising
Edge
Measured at V
DD
/2
0
±
250
ps
t
7
Device
to
Device Skew
Measured at V
DD
/2 on the FBK pins of the
device
0
500
ps
t
8
Output Slew Rate
Measured between 0.8 V and 2.0 V using
Test Circuit #2
1
V/ns
t
J
Cycle
to
Cycle Jitter
(
1,
1H)
Measured at 66.67 MHz, loaded outputs,
15 pF load
180
ps
Measured at 66.67 MHz, loaded outputs,
30 pF load
200
Measured at 133.3 MHz, loaded outputs,
15 pF load
100
Cycle
to
Cycle Jitter
(
2)
Measured at 66.67 MHz, loaded outputs,
30 pF load
400
ps
Measured at 66.67 MHz, loaded outputs,
15 pF load
380
t
LOCK
PLL Lock Time
Stable power supply, valid clock presented
on REF and FBK pins
1.0
ms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NB2305A | 3.3 V Zero Delay Clock Buffer(3.3V零延遲時鐘緩沖器) |
| NB2780A | Low Power, Reduced EMI Clock Synthesizer(低功率,降低EMI時鐘合成器) |
| NB2869A | Low Power, Reduced EMI Clock Synthesizer(低功率,降低EMI時鐘合成器) |
| NB2969A | Low Power, Reduced EMI Clock Synthesizer(低功率,降低EMI時鐘合成器) |
| NB3L553 | 2.5V/3.3V/5.0V 1:4 Clock Fanout Buffer(2.5V/3.3V/5.0V，1:4時鐘輸出緩沖器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NB2304A1DR2G | 制造商:ON Semiconductor 功能描述:3.3 V QUAD OUTPUT ZERO DELAY BUFFER - Tape and Reel |
| NB2304AC1D | 功能描述:鎖相環(huán) - PLL 3.3V Quad Output RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| NB2304AC1DG | 功能描述:鎖相環(huán) - PLL 3.3V Quad Output Zero Delay Buffer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| NB2304AC1DR2 | 功能描述:鎖相環(huán) - PLL 3.3V Quad Output RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| NB2304AC1DR2G | 功能描述:鎖相環(huán) - PLL 3.3V Quad Output Zero Delay Buffer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。