- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT93L04 (Zarlink Semiconductor Inc.) 128-Channel Voice Echo Canceller PDF資料下載
參數(shù)資料
| 型號： | MT93L04 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 128-Channel Voice Echo Canceller |
| 中文描述： | 128頻道語音回聲消除器 |
| 文件頁數(shù)： | 30/56頁 |
| 文件大小： | 903K |
| 代理商： | MT93L04 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
MT93L04
Data Sheet
30
Zarlink Semiconductor Inc.
Figure 7 - Memory Mapping of per channel Control and Status Registers
Memory Mapped Control and Status registers
Internal memory and registers are memory mapped into the address space of the HOST interface. The internal dual
ported memory is mapped into segments on a “per channel” basis to monitor and control each individual echo
canceller and associated PCM channels. For example, in Normal configuration, echo canceller #5 makes use of
Echo Canceller B from group 2. It occupies the internal address space from 0A0h to 0BFh and interfaces to PCM
channel #5 on all serial PCM I/O streams.
As illustrated in Figure 7, the “per channel” registers provide independent control and status bits for each echo
canceller. Figure 8 shows the memory map of the control/status register blocks for all echo cancellers.
When Extended Delay or Back-to-Back configuration is selected, Control Register A1/B1 and Control Register 2 of
the selected group of echo cancellers require special care. Refer to the Register description section.
00h
Control Reg A1
01h
Decay Step Size Reg
02h
03h
Base
Addr +
Echo Canceller A
04h
06h
Reserved
Flat Delay Reg
Control Reg 2
Status Reg
Reserved
05h
Control Reg A3
08h
Decay Step Number
07h
Control Reg A4
09h
Rin Peak Detect Reg
0Ch
Sin Peak Detect Reg
0Eh
Error Peak Detect Reg
10h
Reserved
12h
DTDT Reg
14h
Reserved
16h
NLPTHR
18h
Step Size, MU
1Ah
Reserved
1Ch
Reserved
1Eh
20h
Control Reg B1
21h
Decay Step Size Reg
22h
23h
24h
26h
Reserved
Flat Delay Reg
Control Reg 2
Status Reg
Reserved
25h
Control Reg B3
28h
Decay Step Number
27h
Control Reg B4
29h
Rin Peak Detect Reg
2Ch
Sin Peak Detect Reg
2Eh
Error Peak Detect Reg
30h
Reserved
32h
DTDT Reg
34h
Reserved
36h
NLPTHR
38h
Step Size, MU
3Ah
Reserved
3Ch
Reserved
3Eh
Base
Addr +
Echo Canceller B
Noise Scaling
0Ah
Injection Rate
0Bh
Noise Scaling
2Ah
Injection Rate
2Bh
相關PDF資料 |
PDF描述 |
|---|---|
| MT9LD272G-6S | x72 Fast Page Mode DRAM Module |
| MT9LD272G-6XS | x72 EDO Page Mode DRAM Module |
| MT9LD272G-7S | x72 Fast Page Mode DRAM Module |
| MT9LD272G-7XS | x72 EDO Page Mode DRAM Module |
| MT9LDT272G-6 | x72 Fast Page Mode DRAM Module |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT93L04A | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:128-Channel Voice Echo Canceller |
| MT93L04AG | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 128CH G.164/G.165/G.168/G.711 W/ TONE DE - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 365MCMBGA |
| MT93L04AG2 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 128CH G.164/G.165/G.168/G.711 W/ TONE DE - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 365MCMBGA 制造商:Microsemi Corporation 功能描述:IC VOICE ECHO CANCEL 365MCMBGA |
| MT93L16 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:AEC with Noise Reduction & Codecs for Digital Hands-Free Communication |
| MT93L16AF | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 48TQFP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。