參數資料
型號: MT9173AP
廠商: Mitel Networks Corporation
英文描述: Digital Subscriber Interface Circuit with RxSB
中文描述: 數字用戶接口電路RxSB
文件頁數: 8/22頁
文件大?。?/td> 411K
代理商: MT9173AP
MT9173/74
Preliminary Information
9-144
of the near end signal may be disabled by holding
the Precan pin high. This mode simplifies the design
of external line transceivers used for loop extension
applications. The Precan pin features an internal
pull-down which allows this pin to be left
unconnected in applications where this function is
not required. The resultant signal passes through
a receive filter to bandlimit and equalize it. At this
point, the echo estimate from the echo canceller is
subtracted from the precancelled received signal.
This difference signal is then input to the echo
canceller as an error signal and also squared up by a
comparator and passed to the biphase receiver.
Within the echo canceller, the sign of this error signal
is determined. Depending on the sign, the echo
estimate is either incremented or decremented and
this new estimate is stored back in RAM.
The timebase in both SLV and MAS modes
(generated internally in SLV mode and externally in
MAS mode) is phase-locked to the received data
stream. This phase-locked clock operates the
Biphase Decoder, Descrambler and Deprescrambler
in MAS mode and the entire chip in SLV mode. The
Biphase Decoder decodes the received encoded bit
stream resulting in the original NRZ data which is
passed onto the Descrambler and Deprescrambler
where the data is restored to its original content by
performing the reverse polynomials. The SYNC bits
are extracted and the Receive Interface separates
the channels and outputs them to the proper ports in
the proper channel times. The destination of the
various channels is the same as that received on the
input DV and CD ports.
The Transmit/Receive Timing and Control block
generates all the clocks for the transmit and receive
functions and controls the entire chip according to
the control register. In order that more than one
DNIC may be connected to the same DV and
CD ports an F0o signal is generated which signals
the next device in a daisy chain that its channel times
are now active. In this arrangement only the first
DNIC in the chain receives the system F0 with
the following devices receiving its predecessor’s F0o.
In MOD mode, all the ports have a different format.
The line port again operates at 80 or 160 kbit/s,
however, there is no synchronization overhead, only
transparent data. The DV and CD ports carry serial
data at 80 or 160 kbit/s with the DV port transferring
all the data for the line and the CD port carrying the
C-channel only. In this mode the transfer of data at
both ports is synchronized to the TCK and RCK
clocks for transmit and receive data, respectively.
The CLD signal goes low to indicate the start of the
C-channel data on the CD port. It is used to load
and latch the input and output C-channel but has no
relationship to the data on the DV port.
In DN MAS mode, the RxSB pin outputs a pulse
corresponding to the position of the synchronization
bit within the received biphase data stream. Since
the delay in transmission between DNICs is
dependent upon line length, the position of the RxSB
pulse will vary as the line length is varied. This
feature can be used to determine total loop delay
which is necessary in wireless base stations where
all of the microcells need to be synchronized. In DN
SLV mode, The RxSB pin is also active although its
timing is fixed and does not vary with line length. For
both DN MAS and SLV modes, the RxSB pin can be
also used as a hardware SYNC indicator. In MODEM
mode, for both MAS and SLV ends, the RxSB pin is
inactive and held low.
Operating Modes (MS0-2)
The logic levels present on the mode select pins
MS0, MS1 and MS2 program the DNIC for different
operating modes and configure the DV and CD ports
accordingly.
Table
1
corresponding to the state of MS0-2. These pins
shows
the
modes
Table 1. Mode Select Pins
E=Enabled
Blanks are disabled
X=Not Applicable
Mode Select Pins
MS2
MS1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
Mode
Operating Mode
SINGL
E
MS0
0
1
0
1
0
1
0
1
SLV
MAS
E
E
E
E
DUAL
MOD
DN
E
D-C
E
X
C-D
ODE
E
E
E
E
E
E
E
0
1
2
3
4
5
6
7
E
E
E
E
X
E
E
E
E
E
E
X
E
E
E
E
E
E
E
E
X
E
E
E
E
E
相關PDF資料
PDF描述
MT9173 Digital Subscriber Interface Circuit with RxSB
MT9173 Digital Subscriber Interface Circuit with RxSB(數字用戶接口電路(帶接收同步位))
MT9174 Digital Network Interface Circuit with RxSB(數字網絡接口電路(帶接收同步位))
MT9196 Integrated Digital Phone Circuit (IDPC)(集成數字電話電路)
MT91L60 3 Volt Multi-Featured Codec (MFC)(3V 多特性編解碼器)
相關代理商/技術參數
參數描述
MT9173AP1 制造商:Microsemi Corporation 功能描述:DGTL INTRFC CIRCUIT 28PLCC - Rail/Tube
MT9174 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO2-CMOS ST-BUS⑩ FAMILY Digital Network Interface Circuit with Receive Sync Marker Bit
MT9174AE 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB
MT9174AN 制造商:Microsemi Corporation 功能描述:DGTL INTRFC CIRCUIT 24SSOP - Rail/Tube
MT9174AN1 制造商:Microsemi Corporation 功能描述:DGTL INTRFC CIRCUIT 24SSOP - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SUBSCRIBER NETWRK DNIC 24SSOP 制造商:Microsemi Corporation 功能描述:IC SUBSCRIBER NETWRK DNIC 24SSOP