- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359677 > MT9173AN1 (ZARLINK SEMICONDUCTOR INC) Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB PDF資料下載
參數(shù)資料
| 型號： | MT9173AN1 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB |
| 中文描述： | DATACOM, DIGITAL SLIC, PDSO24 |
| 封裝： | 5.30 MM, LEAD FREE, MO-150AG, SSOP-24 |
| 文件頁數(shù)： | 19/28頁 |
| 文件大?。?/td> | 613K |
| 代理商： | MT9173AN1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
MT9173/74
Data Sheet
19
Zarlink Semiconductor Inc.
Timing is over recommended temperature & power supply voltages.
* Typical figures are at 25
°
C and are for design aid only: not guaranteed and not subject to production testing.
Note 1:
Duty cycle is measured at V
DD
/2 volts.
.
Timing is over recommended temperature & power supply voltages.
* Typical figures are at 25
°
C and are for design aid only: not guaranteed and not subject to production testing.
Note 1:
When operating as a SLAVE the C4 clock has a 40% duty cycle.
Note 2:
When operating in MAS/DN Mode, the C4 and Oscillator clocks must be externally frequency-locked (i.e.,
F
C
=2.5xf
C4
). The relative phase between these two clocks (
Φ
in Fig. 17) is not critical and may vary from
0 ns to t
C4P
. However, the relative jitter must be less than J
C
(see Figure 17).
Figure 15 - C4 Clock & Frame Pulse Alignment for ST-BUS Streams
AC Electrical Characteristics
- Voltages are with respect to ground (V
SS
) unless otherwise stated.
Characteristics
Sym.
Min.
Typ.*
Max.
Units
Test Conditions
1
I
N
P
U
T
S
Input Voltage
(L
IN)
V
IN
5.0
V
pp
k
2
Input Impedance
(L
IN
)
Z
IN
20
f
Baud
=160 kHz
3
Crystal/Clock Frequency
f
C
10.24
MHz
4
Crystal/Clock Tolerance
Crystal/Clock Duty Cycle
1
Crystal/Clock Duty Cycle
1
T
C
-100
0
+100
ppm
5a
DC
C
40
50
60
%
Normal temp. & V
DD
5b
DC
C
45
50
55
%
Recommended at max./
min. temp. & V
DD
6
Crystal/Clock Loading
C
L
33
50
pF
From OSC1 & OSC2 to V
SS
.
7
O
U
T
P
U
T
S
Output Capacitance
(L
OUT
)
C
o
8
pF
8
Load Resistance
(L
OUT
)
(V
Bias
, V
Ref
)
R
Lout
500
100
k
9
Load Capacitance
(L
OUT
)
(V
Bias
, V
Ref
)
C
Lout
0.1
20
pF
μ
F
Capacitance to V
Bias
.
10
Output Voltage
(L
OUT
)
V
o
3.2
4.3
4.6
V
pp
R
Lout
= 500
, C
Lout
= 20 pF
AC Electrical Characteristics
- Clock Timing - DN Mode (Figures 16 & 17)
Characteristics
Sym.
Min.
Typ.*
Max.
Units
Test Conditions
1
C4 Clock Period
t
C4P
244
ns
2
C4 Clock Width High or Low
t
C4W
122
ns
In Master Mode - Note 1
3
Frame Pulse Setup Time
t
F0S
50
ns
4
Frame Pulse Hold Time
t
F0H
50
ns
5
Frame Pulse Width
t
F0W
244
ns
6
10.24 MHz Clock Jitter (wrt C4)
J
C
±15
ns
Note 2
Channel 31
Bit 0
Channel 0
Bit 7
Channel 0
Bit 6
F0
C4
ST-BUS
BIT CELLS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9173AP1 | Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB |
| MT3370B | Wide Dynamic Range DTMF Receiver |
| MT3370BN | Wide Dynamic Range DTMF Receiver |
| MT3370BS | Wide Dynamic Range DTMF Receiver |
| MT3370BSR | Wide Dynamic Range DTMF Receiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9173ANR1 | 制造商:Microsemi Corporation 功能描述:DGTL INTRFC CIRCUIT 24SSOP - Tape and Reel 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SUBSCRIBER NETWRK DSIC 24SSOP 制造商:Microsemi Corporation 功能描述:IC SUBSCRIBER NETWRK DSIC 24SSOP |
| MT9173AP | 制造商:Microsemi Corporation 功能描述:DGTL INTRFC CIRCUIT 28PLCC - Rail/Tube |
| MT9173AP1 | 制造商:Microsemi Corporation 功能描述:DGTL INTRFC CIRCUIT 28PLCC - Rail/Tube |
| MT9174 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO2-CMOS ST-BUS⑩ FAMILY Digital Network Interface Circuit with Receive Sync Marker Bit |
| MT9174AE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。