參數(shù)資料
型號： MT9171ANR1
廠商： ZARLINK SEMICONDUCTOR INC
元件分類： 數(shù)字傳輸電路
英文描述： Digital Subscriber Interface Circuit Digital Network Interface Circuit
中文描述： DATACOM, DIGITAL SLIC, PDSO24
封裝： 5.30 MM WIDTH, LEAD FREE, MO-150AG, SSOP-24
文件頁數(shù)： 12/28頁
文件大?。?/td> 552K
代理商： MT9171ANR1
MT9171/72
Data Sheet
12
Zarlink Semiconductor Inc.
Table 4 - Control Register
Notes:
1.
Suggested use of ATTACK:
-At 160 kbit/s full convergence requires 850 ms with ATTACK held high for the first 240 frames or 30 ms.
-At 80 kbit/s full convergence requires 1.75 s with ATTACK held high for the first 480 frames or 60 ms.
When bits 4-7 of the Control Register are all set to one, the DNIC operates in one of the default modes as defined in Table 4a,
depending upon the status of bit-3.
2.
Table 4a - Default Mode Selection
Notes:
3
4.
Default Mode 1 can also be selected by tying CDSTi/CDi pin low when DNIC is operating in dual mode.
Default Mode 2 can also be selected by tying CDSTi/CDi pin high when DNIC is operating in dual mode.
6
ATTACK
2
Convergence Speedup. When set to ’1’, the echo canceller will converge to the reflection
coefficient much faster. Used on power-up for fast convergence.
1
When ’0’, the echo
canceller will require the normal amount of time to converge to a reflection coefficient.
7
TxHK
2
Transmit Housekeeping. When set to ’0’, logic zero is transmitted over the line as
Housekeeping Bit. When set to ’1’, logic one is transmitted over the line as
Housekeeping Bit.
C-Channel
(Bit 0-7)
Internal Control
Register
Internal Diagnostic
Register
Description
XXX01111
00000000
01000000
Default Mode-1
3
: Bit rate is 80 kbit/s. ATTACK,
PSEN, DINB, DRR and all diagnostics are disabled.
TxHK=0.
Default Mode-2
4
Bit rate is 160 kbit/s. ATTACK,
PSEN, DINB, DRR and all diagnostics are disabled.
TxHK=0.
XXX11111
00010000
01000000
Bit
Name
Description
0
Reg Sel-1
Register Select-1. Must be set to ’0’ to select the Diagnostic Register.
1
Reg Sel-2
Register Select-2. Must be set to ’1’ to select the Diagnostic Register.
2,3
Loopback
Bit 2
0
0
1
1
Bit 3
0
1
0
1
All loopback testing functions disabled. Normal operation.
DSTi internally looped back into DSTo for system diagnostics.
L
OUT
is internally looped back into L
IN
for system diagnostics.
2
DSTo is internally looped back into DSTi for end-to-end testing.
3
Bit
Name
Description
bit 0
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7
Reg Sel-1
Reg Sel-2
DRR
BRS
DINB
PSEN
ATTACK
TxHK
Default Mode Selection (Refer to Table 4a)
bit 0
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7
Reg Sel-1
Reg Sel-2
Loopback
FUN
PSWAP
DLO
Not Used
Default Mode Selection
(Refer to Table 4a)
相關(guān)PDF資料
PDF描述
MT9171AP1 Digital Subscriber Interface Circuit Digital Network Interface Circuit
MT9171APR Digital Subscriber Interface Circuit Digital Network Interface Circuit
MT9171APR1 Digital Subscriber Interface Circuit Digital Network Interface Circuit
MT9172 Digital Subscriber Interface Circuit Digital Network Interface Circuit
MT9172AE1 Digital Subscriber Interface Circuit Digital Network Interface Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9171AP 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:ISO2-CMOS ST-BUS FAMILY
MT9171AP1 制造商:Microsemi Corporation 功能描述:PB FREE DNIC 1.5UM - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE DNIC 1.5UM - Rail/Tube
MT9171APR 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Subscriber Interface Circuit Digital Network Interface Circuit
MT9171APR1 制造商:Microsemi Corporation 功能描述:PB FREE 1.5UM DNIC - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE 1.5UM DNIC - Tape and Reel
MT9172 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Subscriber Interface Circuit Digital Network Interface Circuit
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*