- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄359235 > MT90869 (Zarlink Semiconductor Inc.) Flexible 16K Digital Switch (F16kDX) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90869 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Flexible 16K Digital Switch (F16kDX) |
| 中文描述： | 靈活的16K的數(shù)字交換機(jī)（F16kDX） |
| 文件頁(yè)數(shù)： | 33/76頁(yè) |
| 文件大小： | 1316K |
| 代理商： | MT90869 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
Data Sheet
MT90869
33
Zarlink Semiconductor Inc.
7.0
Microprocessor Port
The MT90869 supports non-multiplexed Motorola microprocessors. The microprocessor port consists of 16-bit
parallel data bus (
D0-15
), 15-bit address bus (
A0-14
) and four control signals (
CS, DS, R/W
and
DTA
). The data
bus provides access to the internal registers, the Backplane Connection and Data memories, and the Local
Connection and Data memories. Each memory has 8,192 locations. See Table 8, Address Map for Data and
Connection Memory Locations (A14=1), for the address mapping.
Each Connection Memory can be read or written via the 16-bit microprocessor port. The Data Memories can only
be read (but not written) from the microprocessor port.
To prevent the bus ’hanging’, in the event of the MT90869 not receiving a master clock, the microprocessor port
shall complete the DTA handshake when accessed but any data read from the bus will be invalid.
There must be a minimum of 30ns between CPU accesses, to allow the MT90869 device to recognize the accesses
as separate (i.e. a minimum of 30ns must separate the de-assertion of DTA_b (to high) and the assertion of CS_b
and/or DS_6 to initiate the next access).
8.0
Device Power-up, Initialization and Reset
8.1
Power-Up Sequence
The recommended power-up sequence is for the VDD_IO supply (nominally +3.3V)to be established before the
power-up of the VDD_PLL and VDD_CORE supplies (nominally +1.8V). The VDD_PLL and VDD_CORE supplies
may be powered up simultaneously, but neither should 'lead' the VDD_IO supply by more than 0.3V.
All supplies may be powered-down simultaneously.
8.2
Initialization
Upon power up, the MT90869 should be initialized by applying the following sequence:
8.3
Reset
The
RESET
pin is used to reset the device. When set LOW, an asynchronous reset is applied to the MT90869. It
is synchronized to the internal clock and remains active for 50 us following release (set HIGH) of the external
RESET
to allow time for the PLL to fully settle. During the reset period, depending on the state of input pins
LORS
and
BORS
, the output streams
LSTo0- 31
and
BSTo0-31
are set to high or high impedance, and all internal
registers and counters are reset to the default state.
The
RESET
pin must remain low for two input clock cycles (
C8i
) to guarantee a synchronized reset release.
1
Ensure the
TRST
pin is permanently LOW to disable the JTAG TAP controller.
2
Set
ODE
pin to LOW. This configures the
LCSTo0-3
output signals to LOW (i.e. to set optional external
output buffers to high impedance), and sets the
LSTo0-31
outputs to high or high impedance, dependent
on the
LORS
input value, and sets the
BCSTo0-3
output signals
to
LOW (i.e. to set optional external
output buffers to high impedance), and sets the
BSTo0-31
outputs to high or high impedance,
dependent on
BORS
input value. Refer to Pin Description for details of the
LORS
and
BORS
pins.
3
Reset the device by pulsing the
RESET
pin to zero for at least two cycles of the input clock,
C8i
.
4
Use the Block Programming Mode to initialize the Local and the Backplane Connection Memories. Refer
to Section 6.3, Connection Memory Block Programming.
5
Set
ODE
pin to HIGH after the connection memories are programmed to ensure that bus contention will
not occur at the serial stream outputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90869AG | Flexible 16K Digital Switch (F16kDX) |
| MT90870 | Flexible 12 k Digital Switch (F12kDX) |
| MT90871AV | Flexible 8K Digital Switch (F8KDX) |
| MT90871 | Flexible 8K Digital Switch (F8KDX) |
| MT90883 | TDM to Packet Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90869AG | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 16KX16K/8KX8K 1.8V/3.3V 272BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F16KDX 272PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F16KDX 272PBGA |
| MT90869AG2 | 制造商:Microsemi Corporation 功能描述:PB FREE 8K X 8K DIGITAL SWITCH 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 16KX16K/8KX8K 1.8V/3.3V 272BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F16KDX 272PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F16KDX 272PBGA |
| MT90870 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Flexible 12 k Digital Switch (F12kDX) |
| MT90870AG | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 12K X 12K/8K X 4K 1.8V/3.3V 272BGA - Trays |
| MT90870AG2 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 12K X 12K/8K X 4K 1.8V/3.3V 272BGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。