- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383642 > MT8931C (Mitel Networks Corporation) Subscriber Network Interface Circuit(用戶網(wǎng)絡(luò)接口電路（提供點到點或點到多點數(shù)字傳送）) PDF資料下載
參數(shù)資料
| 型號： | MT8931C |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Subscriber Network Interface Circuit(用戶網(wǎng)絡(luò)接口電路（提供點到點或點到多點數(shù)字傳送）) |
| 中文描述： | 用戶網(wǎng)絡(luò)接口電路（用戶網(wǎng)絡(luò)接口電路（提供點到點或點到多點數(shù)字傳送）） |
| 文件頁數(shù)： | 17/40頁 |
| 文件大?。?/td> | 309K |
| 代理商： | MT8931C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
MT8931C
9-87
Table 3. Master Control Register (Read/Write Add. 00000
B
)
Note 1:
Note 2:
These bits have no designated memory space and will read as the last values written to the microprocessor port.
The transmission of M=1 is used for a second level of multiframing.
Table 4. Control Register 1 (Write Add. 10000
B
)
BIT
NAME
DESCRIPTION
B7
NA
A ‘1’ will allow access to Control Register 1 and Master Status Register.
A ‘0’ will prevent it.
B6-B3
NA
(1)
Keep at ’0’ for normal operation.
B2
IRQ/NDA
The state of this pin will select the mode of the IRQ/NDA pin.
A ’0’ will enable the IRQ pin for HDLC interrupts.
A ’1’ will enable the New Data Available signal which identifies the access time to the
synchronous registers. (If NDA is enabled, the HDLC interrupts are disabled.)
A ’0’ will enable the transmission of the M
(2)
or S bit as selected in the NT Mode C-channel
Register (refer to Table 13). The selection of M or S is determined by the HALF signal
(refer to functional timing).
A ’1’ will disable this feature forcing the M and S bits to binary zero.
B1
M/Sen
B0
P/SC
The Parallel/Serial Control bit selects the source of the control channel. If ’0’, then the
C-channel Register is access through the ST-BUS stream. If ’1’, then the C-channel
Register is accessed through the microprocessor port.
BIT
NAME
DESCRIPTION
B7
NA
Keep at ‘0’ for normal operation.
B6
RxDIS
When set to ‘1’, this bit disables the S-Bus signal receiver. It can be used, for example, to
force INFO4 to INFO2 transition in the NT state machine while receiving INFO3 from the
TE.
B5-B0
NA
Keep at ‘0’ for normal operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT8940 | T1/CEPT Digital Trunk PLL(T1/CEPT數(shù)字中繼鎖相環(huán)) |
| MT8940 | ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL |
| MT8940-1 | ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL |
| MT8940AC | T1/CEPT Digital Trunk PLL |
| MT8940AE | ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT8931C-1 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit |
| MT8931CC | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit Preliminary Information |
| MT8931CE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Subscriber Network Interface Circuit |
| MT8931CP | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Subscriber Network Interface Circuit |
| MT8940 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復。