- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383642 > MT8931B (Mitel Networks Corporation) () PDF資料下載
參數(shù)資料
| 型號(hào)： | MT8931B |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | () |
| 中文描述： | （） |
| 文件頁數(shù)： | 23/29頁 |
| 文件大?。?/td> | 277K |
| 代理商： | MT8931B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Application Note
MSAN-141
A-223
Fig. 27 - Single-Packet Transmission Algorithm
Structuring the received packet into a valid message
is performed using the relevant status bits from the
HDLC status register. All the bytes written to the
receive FIFO are flagged with two status bits. The
status bits are found in the HDLC status register and
indicate whether the byte to be read from the FIFO is
the first byte of the packet, the middle of the packet,
the last byte of the packet with good FCS, or the last
byte of the packet with bad FCS or an abort
sequence. This status indication is valid for the byte
which is to be read from the Receive FIFO. A simple
algorithm for receiving a packet is provided in Figure
28.
8.2
FIFOs
As stated above, the SNIC has two 19 byte deep
FIFOs for the reception and transmission of data
over the D-channel. Associated with the FIFOs is an
HDLC Status Register which carries the Rx and Tx
FIFO status as revealed in Tables 8 and 9.
Table 8. RxFIFO Status
Table 9. TxFIFO Status
Critical status information, such as the RxFIFO
overflow, RxFIFO full, TxFIFO full and TxFIFO
underrun have related interrupt signals to avoid
having to continuously poll the status register. These
interrupt signals must be unmasked through the
HDLC Interrupt Mask Register before they become
active.
If the received FIFO overflows, any attempt to load
more information to the full FIFO will be ignored until
the RxFIFO is read. An RxFIFO overflow will
introduce a corruption in the sequential flow in the
packet which will result in a bad FCS. However, any
attempt to write to a full TxFIFO will not overwrite the
last byte in the FIFO and cause the byte to be lost.
Conversely, if the transmit FIFO underruns, the
HDLC transmitter will begin sending an abort
sequence (01111111) followed by the selected
interframe time fill.
Start
Write to Tx FIFO
N
Last
Byte
Y
N
Y
Tx FIFO
Full
Abort
N
Transmitter
Enabled
Y
N
Enable
Transmitter
Tag EOP
Tag FA
N
Transmitter
Enabled
Enable
Transmitter
N
EOP
Interrupt
Set
Y
Disable
Transmitter
Transmit
a new
Packet
Y
N
Stop
Y
B5
B4
RxFIFO Status
0
0
1
1
0
1
0
1
RxFIFO Empty
≤
14 Bytes
RxFIFO Overflow
≥
15 Bytes
B3
B2
TxFIFO Status
0
0
1
1
0
1
0
1
TxFIFO Full
≥
5 Bytes
TxFIFO Empty
≤
4 Bytes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT8930C-1 | SWITCH, ON-OFF, CHROM/BLK BTN; Switch function type:SPST Latching; Voltage, contact AC max:125V; Voltage, contact DC max:24V; Temp, op. max:85(degree C); Temp, op. min:-40(degree C); Diameter, panel cut-out:13.6mm; Length / Height, RoHS Compliant: Yes |
| MT8930C | Subscriber Network Interface Circuit(用戶網(wǎng)絡(luò)接口電路（提供點(diǎn)到點(diǎn)或點(diǎn)到多點(diǎn)數(shù)字傳送）) |
| MT8930 | CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit Preliminary Information |
| MT8930C | CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit Preliminary Information |
| MT8930CC | CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit Preliminary Information |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT8931BC | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Subscriber Network Interface Circuit |
| MT8931BE | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Subscriber Network Interface Circuit |
| MT8931BP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Subscriber Network Interface Circuit |
| MT8931C | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Subscriber Network Interface Circuit |
| MT8931C-1 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。