參數(shù)資料
型號(hào)： MT8910-1
廠商： Mitel Networks Corporation
英文描述： CMOS ST-BUS⑩ FAMILY Digital Subscriber Line Interface Circuit
中文描述： 意法半導(dǎo)體的CMOS總線⑩家庭數(shù)字用戶線接口電路
文件頁數(shù)： 18/26頁
文件大?。?/td> 419K
代理商： MT8910-1
MT8910-1
Preliminary Information
9-20
10.24 MHz Clock Interface
The MT8910-1 can operate either with an external
clock or with a built-in oscillator clock using a 10.24
MHz parallel resonance crystal. While using the
external clock, the timing relationship between C4b
and the external clock should be as shown in Figure
15. This is typically used in LT mode. To meet the
specified line performance, the tolerance of the
external clock should be ±5ppm. In NT mode, the
MT8910-1 can use the built-in crystal oscillator
circuit for internal timing, and to meet the specified
line performance, the tolerance of the crystal is
specified to be ±50ppm.
The oscillator in the MT8910-1 uses the Pierce
circuit configuration. In this type of oscillator, the
necessary phase shift is obtained by the two
components connected in series; one of them is the
crystal itself, and the other is the RC combination of
the output impedance of the inverter and the
capacitor connected to its output and the ground.
This requires the output impedance of the inverter to
be high for minimizing the power consumption of the
MT8910-1. When OSC1 is used as an input for an
external clock (typically in LT mode), the high output
impedance of the inverter coupled with any stray
capacitance on the OSC2 pin can distort the
waveform and change the duty cycle of the clock
signal fed to the internal blocks of the MT8910-1.
This may result in improper operation. Hence, it is
recommended that an external inverter be connected
in parallel strengthening the internal inverter as
shown in Figure 11.
I/O Structure Test
The MT8910-1 has a built-in test structure that
allows verification of all digital I/O structures. The “I/
O Structure Test“ is a static test designed to allow a
parity check on all digital inputs, force all digital
output drivers to any state as well as placing all
digital outputs into a high impedance state. These
three variables can be used to verify the integrity of
the connections between the MT8910-1 and the
printed circuit board.
The I/O structure test has three dedicated pins which
are used to; enable the test structure (TSTen),
provide an output (TSTout) of an XOR chain that is
used to verify all digital input pins, as well as
providing an input signal (TSTin) to all output drivers.
Before enabling the test structure, the default I/O
structure must be cleared to avoid interference with
the test results. This can be accomplished by
inserting the test vectors as defined in Table 10
below. Once the initialization procedure has been
run, the respective testing mode can be enabled
using the three mode select pins MS0, MS1 and NT/
LT.
The I/O structure test allows the verification of the
connection between the printed circuit board and the
digital input pins to the MT8910-1. After running the
initialization sequence described above, the I/O input
structure test can be enabled by setting TSTen to a
logic high with the mode select pins MS0, MS1 and
NT/LT set to 1, 0, 1 respectively. This forces all
digital inputs to be linked into an XOR chain whose
output drives the I/O structure test output (TSTout)
pin
1
. The TSTout pin will carry the output of the XOR
comparison from signals on pins, CDSTi, DSTi,
Table 10. I/O Structure Test Vectors
X=Don’t Care
Z=High Impedance State
Initialization
Input Tests
Output Tests
Time Stamp (e.g.: 1 μs)
Input
Signals
1
2
0
0
0
0
0
0
0
0
1
X
X
X
X
X
3
0
0
0
0
0
0
0
0
0
4
0
0
0
0
0
0
0
0
0
5
0
0
0
0
0
0
0
0
0
6
0
0
0
0
0
0
0
0
0
7
0
0
0
0
0
0
0
0
0
8
1
1
0
1
0
0
0
0
0
9
1
1
0
1
0
1
0
0
0
10 11 12 13 14
15
0
0
0
0
0
0
0
0
0
16
1
1
1
0
0
0
0
0
1
17
1
1
1
0
1
0
0
0
0
18
1
1
1
0
0
0
0
0
1
19
1
1
0
0
0
0
0
0
0
TSTen
MS0
MS1
NT/LT
TSTin
CDSTi
DSTi
MRST
OSC1
DSTo
CDSTo
F0od
OSC2
TSTout
0
0
0
0
0
0
0
0
0
X
X
X
X
X
1
1
0
1
0
0
0
0
0
1
1
0
1
0
0
0
0
0
Output
Signals
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
X
X
X
X
H
X
X
X
X
L
X
X
X
X
H
X
X
X
X
X
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
Z
Z
Z
1
Z
Bidirectional
Signals
C4b
F0b
SFb
0
0
0
1
0
0
0
0
0
0
1
0
1
1
0
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
X
X
X
0
0
0
1
1
1
0
0
0
Z
Z
Z
相關(guān)PDF資料
PDF描述
MT8910-1AC CMOS ST-BUS⑩ FAMILY Digital Subscriber Line Interface Circuit
MT8910-1AP CMOS ST-BUS⑩ FAMILY Digital Subscriber Line Interface Circuit
MT8920 ISO-CMOS ST-BUS⑩ FAMILY ST-BUS Parallel Access Circuit
MT8920B ISO-CMOS ST-BUS⑩ FAMILY ST-BUS Parallel Access Circuit
MT8920B-1 ISO-CMOS ST-BUS⑩ FAMILY ST-BUS Parallel Access Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT8910-1AC 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS ST-BUS⑩ FAMILY Digital Subscriber Line Interface Circuit
MT8910-1AP 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS ST-BUS⑩ FAMILY Digital Subscriber Line Interface Circuit
MT8920 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY ST-BUS Parallel Access Circuit
MT8920AE 制造商:Mitel Networks Corporation 功能描述:
MT8920B 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY ST-BUS Parallel Access Circuit
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*