參數(shù)資料
型號(hào): MT88E46
廠商: Mitel Networks Corporation
英文描述: Bellcore Compliant Calling Number Identification Circuit(兼容貝爾內(nèi)核主叫識(shí)別電路)
中文描述: 貝爾通訊兼容主叫號(hào)碼識(shí)別電路(兼容貝爾內(nèi)核主叫識(shí)別電路)
文件頁(yè)數(shù): 2/25頁(yè)
文件大?。?/td> 111K
代理商: MT88E46
MT88E46
Advance Information
2
Figure 2 - Pin Connections
Pin Description
Pin #
Name
Description
1
V
REF
Voltage Reference (Output).
Nominally Vdd/2. It is used to bias the GS1 (Tip/Ring
connection) and GS2 (telephone hybrid or speech IC receive pair connection) input op-amps.
2
IN1+
GS1 Op-Amp Non-inverting Input.
The op-amp is for connecting the MT88E46 to Tip/Ring.
3
IN1-
GS1 Op-Amp Inverting Input.
The op-amp is for connecting the MT88E46 to Tip/Ring.
4
GS1
Gain Select 1 (Output).
This is the output of the GS1 op-amp. The op-amp should be used to
connect the MT88E46 to Tip and Ring. The Tip/Ring signal can be amplified or attenuated at
GS1 via selection of the feedback resistor between GS1 and IN1-.
FSK demodulation or ‘on hook mode’ CAS detection of the GS1 signal can be selected via the
CB1 and CB2 pins. See Tables 1 and 2.
5
Vss
Power Supply Ground.
6
OSC1
Oscillator Input.
Crystal connection. This pin can also be driven directly from an external
clock source.
7
OSC2
Oscillator Output.
Crystal connection. When OSC1 is driven by an external clock, this pin
should be left open circuit.
8
CB0
Control Bit 0 (CMOS Logic Input).
This pin is used primarily to select the 3-wire FSK data
interface mode. When it is low, interface mode 0 is selected where the FSK bit stream is output
directly at the DATA pin. When it is high, interface mode 1 is selected where the FSK byte is
stored in a 1 byte buffer which can be read serially by the application’s microcontroller.
The FSK interface is consisted of the DATA, DCLK and DR/DET pins. See the 3 pin
descriptions to understand how CB0 affects the FSK interface.
This pin is also used with CB1 and CB2 to put the MT88E46 into a power down state drawing
virtually no power supply current. See Tables 1 and 2.
9
DCLK
3-Wire FSK Interface Data Clock (Schmitt Logic Input/CMOS Logic Output).
In interface
mode 0 (when the CB0 pin is logic low) this is a CMOS output whose rising edge denotes the
nominal mid-point of a bit in the FSK data byte.
In interface mode 1 (when the CB0 pin is logic high) this is a Schmitt trigger input used to shift
the FSK data byte out of an on chip buffer to the DATA pin.
1
2
3
4
5
6
9
10
20
19
18
17
16
15
14
13
V
REF
IN1+
IN1-
GS1
Vss
OSC1
DCLK
DATA
IN2+
IN2-
GS2
CB2
CB1
Vdd
CD
NC
MT88E46
7
OSC2
8
CB0
12
11
IC
DR/DET
相關(guān)PDF資料
PDF描述
MT88L70 3 Volt Integrated DTMF Receiver(3V 集成雙音多頻信號(hào)(DTMF)接收器)
MT88L85 3V Integrated DTMF Transceiver with Power-Down and Adaptive Micro Interface(3V 集成雙音多頻信號(hào)(DTMF)接收器(帶電源關(guān)閉和自適應(yīng)微接口))
MT88L89 3V Integrated DTMF Transceiver with Adaptive Micro Interface(3V 集成雙音多頻信號(hào)(DTMF)接收器(帶自適應(yīng)微接口))
MT88V32 8 x 4 High Performance Video Switch Array(8 x 4 高性能數(shù)字可編程正交開關(guān)(用于控制寬帶視頻信號(hào)))
MT8910-1 CMOS ST-BUS⑩ FAMILY Digital Subscriber Line Interface Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT88E46_06 制造商:TI 制造商全稱:Texas Instruments 功能描述:Bellcore Compliant Calling Number Identification Circuit
MT88E46AS 制造商:Microsemi Corporation 功能描述:CALLER ID CMOS 3.58MHZ 3.3V/5V 20SOIC - Rail/Tube
MT88E46AS1 制造商:Microsemi Corporation 功能描述:CALLER ID CMOS 3.58MHZ 3.3V/5V 20SOIC - Rail/Tube
MT88E46ASR 制造商:Microsemi Corporation 功能描述:CALLER ID CMOS 3.58MHZ 3.3V/5V 20SOIC - Tape and Reel
MT88E46ASR1 制造商:Microsemi Corporation 功能描述:CALLER ID CMOS 3.58MHZ 3.3V/5V 20SOIC - Tape and Reel