- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384757 > MT55L512L18P-1 (Micron Technology, Inc.) IBM AT-AT NULL MODEM CABL15 FT FF PDF資料下載
參數(shù)資料
| 型號： | MT55L512L18P-1 |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | IBM AT-AT NULL MODEM CABL15 FT FF |
| 中文描述： | 8MB的ZBT SRAM的 |
| 文件頁數(shù)： | 22/30頁 |
| 文件大?。?/td> | 497K |
| 代理商： | MT55L512L18P-1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
22
8Mb: 512K x 18, 256K x 32/36 Pipelined ZBT SRAM
MT55L512L18P_2.p65
–
Rev. 6/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
8Mb: 512K x 18, 256K x 32/36
PIPELINED ZBT SRAM
NOTE:
1. This parameter is sampled.
2. OE# can be considered a
“
Don
’
t Care
”
during WRITEs; however, controlling OE# can help fine-tune a system for
turnaround timing.
3. Test conditions as specified with output loading as shown in Figure 1 for 3.3V I/O (V
DD
Q = +3.3V ±0.165V) and
Figure 3 for 2.5V I/O (V
DD
Q = +2.5V +0.4V/-0.125V).
4. A WRITE cycle is defined by R/W# LOW having been registered into the device at ADV/LD# LOW. A READ cycle is
defined by R/W# HIGH with ADV/LD# LOW. Both cases must meet setup and hold times.
5. Measured as HIGH above V
IH
and LOW below V
IL
.
6. Refer to Technical Note TN-55-01,
“
Designing with ZBT SRAMs,
”
for a more thorough discussion on these parameters.
7. This parameter is sampled.
8. This parameter is measured with output loading as shown in Figure 2 for 3.3V I/O and Figure 4 for 2.5V I/O.
9. Transition is measured ±200mV from steady state voltage.
10. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK
when they are being registered into the device. All other synchronous inputs must meet the setup and hold times
with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each
rising edge of CLK when ADV/LD# is LOW to remain enabled.
11. Preliminary package data.
AC ELECTRICAL CHARACTERISTICS
(Notes 2, 3, 4) (0
°
C
≤
T
A
≤
+70
°
C; V
DD
= +3.3V ±0.165V unless otherwise noted)
-6
-7.5
-10
DESCRIPTION
Clock
Clock cycle time
Clock frequency
Clock HIGH time
Clock LOW time
Output Times
Clock to output valid
Clock to output invalid
Clock to output in Low-Z
Clock to output in High-Z
OE# to output valid
OE# to output in Low-Z
OE# to output in High-Z
Setup Times
Address
Clock enable (CKE#)
Control signals
Data-in
Hold Times
Address
Clock enable (CKE#)
Control signals
Data-in
SYMBOL
MIN
MAX
MIN
MAX
MIN
MAX
UNITS
NOTES
t
KHKH
f
KF
t
KHKL
t
KLKH
6.0
7.5
10
ns
166
133
100
MHz
ns
ns
1.7
1.7
2.0
2.0
3.2
3.2
5
5
t
KHQV
t
KHQX
t
KHQX1
t
KHQZ
t
GLQV
t
GLQX
t
GHQZ
3.5
4.2
5.0
ns
ns
ns
ns
ns
ns
ns
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
6
6, 7, 8, 9
6, 7, 8, 9
2
6, 7, 8, 9
6, 7, 8, 9
3.5
3.5
3.5
4.2
3.5
5.0
0
0
0
3.5
4.2
5.0
t
AVKH
t
EVKH
t
CVKH
t
DVKH
1.5
1.5
1.5
1.5
1.7
1.7
1.7
1.7
2.0
2.0
2.0
2.0
ns
ns
ns
ns
10
10
10
10
t
KHAX
t
KHEX
t
KHCX
t
KHDX
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
ns
ns
ns
ns
10
10
10
10
FBGA THERMAL RESISTANCE
DESCRIPTION
Junction to Ambient
(Airflow of 1m/s)
CONDITIONS
SYMBOL
θ
JA
TYP
40
UNITS NOTES
°
C/W
Test conditions follow standard test methods
and procedures for measuring thermal
impedance, per EIA/JESD51.
1, 11
Junction to Case (Top)
θ
JC
θ
JB
9
°
C/W
1, 11
Junction to Pins (Bottom)
17
°
1, 11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT58L128L18D | 128K x 18,3.3V I/O, Pipelined, Double-Cycle Deselect，SyncBurst SRAM(2Mb，3.3V輸入/輸出，流水線式，雙循環(huán)取消選擇，同步脈沖靜態(tài)RAM) |
| MT58L64L32D | 64K x 32，3.3V I/O, Pipelined, Double-Cycle Deselect，SyncBurst SRAM(2Mb，3.3V輸入/輸出，流水線式，雙循環(huán)取消選擇，同步脈沖靜態(tài)RAM) |
| MT58L128L18F | 128K x 18, Flow-Through SyncBurst SRAM(2Mb,流通式同步脈沖靜態(tài)RAM) |
| MT58L128V18F | 128K x 18, Flow-Through SyncBurst SRAM(2Mb,流通式同步脈沖靜態(tài)RAM) |
| MT58L64L32F | 64K x 32,Flow-Through SyncBurst SRAM(2Mb,流通式同步脈沖靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT55L512L18PF-7.5 | 制造商:Cypress Semiconductor 功能描述:8MB 512KX18 SRAM PLASTIC FBGA |
| MT55L512V18P | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:8Mb ZBT SRAM |
| MT55L512Y32PF-10 | 制造商:Micron Technology Inc 功能描述: |
| MT55L512Y32PT-10 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述: |
| MT55L512Y32PT-6 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。