參數(shù)資料
型號: MT48LC8M16A2FC-8ELIT
廠商: Micron Technology, Inc.
英文描述: SYNCHRONOUS DRAM
中文描述: 同步DRAM
文件頁數(shù): 38/59頁
文件大小: 1822K
代理商: MT48LC8M16A2FC-8ELIT
38
128Mb: x4, x8, x16 SDRAM
128MSDRAM_E.p65
Rev. E; Pub. 1/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
128Mb: x4, x8, x16
SDRAM
NOTE:
1. Violating refresh requirements during power-down may result in a loss of data.
POWER-DOWN MODE
1
tCH
tCL
tCK
Two clock cycles
CKE
CLK
DQ
All banks idle, enter
power-down mode
Precharge all
active banks
Input buffers gated off while in
power-down mode
Exit power-down mode
(
)
(
)
(
)
(
)
DON
T CARE
tCKS
tCKS
COMMAND
tCMH
tCMS
PRECHARGE
NOP
NOP
ACTIVE
NOP
(
)
(
)
(
)
(
)
All banks idle
BA0, BA1
BANK
BANK(S)
(
)
(
)
(
)
(
)
High-Z
tAH
tAS
tCKH
tCKS
DQM /
DQML, DQMH
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
A0-A9, A11
ROW
(
)
(
)
(
)
(
)
ALL BANKS
SINGLE BANK
A10
ROW
(
)
(
)
(
)
(
)
T0
T1
T2
Tn + 1
Tn + 2
*CAS latency indicated in parentheses.
-7E
-75
-8E
SYMBOL*
t
CK (2)
t
CKH
t
CKS
t
CMH
t
CMS
MIN
7.5
0.8
1.5
0.8
1.5
MAX
MIN
10
0.8
1.5
0.8
1.5
MAX
MIN
10
1
2
1
2
MAX
UNITS
ns
ns
ns
ns
ns
TIMING PARAMETERS
-7E
-75
-8E
SYMBOL*
t
AH
t
AS
t
CH
t
CL
t
CK (3)
MIN
0.8
1.5
2.5
2.5
7
MAX
MIN
0.8
1.5
2.5
2.5
7.5
MAX
MIN
1
2
3
3
8
MAX
UNITS
ns
ns
ns
ns
ns
相關PDF資料
PDF描述
MT48LC8M16A2TG-75 SYNCHRONOUS DRAM
MT48LC8M16A2TG-75IT SYNCHRONOUS DRAM
MT48LC8M16A2TG-75L SYNCHRONOUS DRAM
MT48LC8M16A2TG-75LIT SYNCHRONOUS DRAM
MT48LC8M16A2TG-7E SYNCHRONOUS DRAM
相關代理商/技術參數(shù)
參數(shù)描述
MT48LC8M16A2P-6A 制造商:Micron Technology Inc 功能描述:SDRAM 128MBIT 167MHZ 54TSOP 制造商:Micron Technology Inc 功能描述:SDRAM, 128MBIT, 167MHZ, 54TSOP 制造商:Micron Technology Inc 功能描述:SDRAM, 128MBIT, 167MHZ, 54TSOP; Memory Type:DRAM - Synchronous; Memory Configuration:8M x 16bit; Access Time:6ns; Memory Case Style:TSOPII; No. of Pins:54; Interface Type:-; Operating Temperature Min:0C; Operating Temperature ;RoHS Compliant: Yes