參數(shù)資料
型號: MT48LC64M4A2
廠商: Micron Technology, Inc.
英文描述: SYNCHRONOUS DRAM
中文描述: 同步DRAM
文件頁數(shù): 44/62頁
文件大小: 1517K
代理商: MT48LC64M4A2
44
256Mb: x4, x8, x16 SDRAM
256MSDRAM_E.p65
Rev. E; Pub. 3/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
256Mb: x4, x8, x16
SDRAM
SELF REFRESH MODE
*CAS latency indicated in parentheses.
-7E
-75
SYMBOL*
t
CKS
t
CMH
t
CMS
t
RAS
t
RP
t
XSR
MIN
1.5
0.8
1.5
37
15
67
MAX
MIN
1.5
0.8
1.5
44
20
75
MAX
UNITS
ns
ns
ns
ns
ns
ns
120,000
120,000
TIMING PARAMETERS
-7E
-75
SYMBOL*
t
AH
t
AS
t
CH
t
CL
t
CK (3)
t
CK (2)
t
CKH
MIN
0.8
1.5
2.5
2.5
7
7.5
0.8
MAX
MIN
0.8
1.5
2.5
2.5
7.5
10
0.8
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
tCH
tCL
tCK
tRP
CKE
CLK
DQ
Enter self refresh mode
Precharge all
active banks
tXSR
CLK stable prior to exiting
self refresh mode
Exit self refresh mode
(Restart refresh time base)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
DON
T CARE
COMMAND
tCMH
tCMS
AUTO
REFRESH
PRECHARGE
NOP
NOP
or COMMAND
INHIBIT
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
BA0, BA1
BANK(S)
(
)
(
)
(
)
(
)
High-Z
tCKS
AH
AS
AUTO
REFRESH
tRAS(MIN)
1
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
tCKH
tCKS
DQM/
DQML, DQMU
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
t
t
A0-A9, A11,A12
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
(
)
(
ALL BANKS
SINGLE BANK
A10
(
)
(
)
(
)
(
)
)
)
(
)
(
)
T0
T1
T2
Tn + 1
To + 1
To + 2
(
)
(
)
(
(
NOTES:
1. No maximum time limit for Self Refresh.
t
RAS(MAX) applies to non-Self Refresh mode.
2.
t
XSR requires minimum of two clocks regardless of frequency or timing.
相關(guān)PDF資料
PDF描述
MT48LC4M32B2 SYNCHRONOUS DRAM
MT48LC4M32LFFC SYNCHRONOUS DRAM
MT48LC64M8A2 SYNCHRONOUS DRAM
MT48LC32M16A2 SYNCHRONOUS DRAM
MT48LC8M16A2FB-75LIT SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LC64M4A2_03 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM 256Mb: x4, x8, x16 SDRAM
MT48LC64M4A2_99 制造商:MICRON 制造商全稱:Micron Technology 功能描述:Synchronous DRAM 256Mb: x4, x8, x16 SDRAM