參數(shù)資料
型號: MT48LC4M32B2
廠商: Micron Technology, Inc.
英文描述: SYNCHRONOUS DRAM
中文描述: 同步DRAM
文件頁數(shù): 40/52頁
文件大?。?/td> 1281K
代理商: MT48LC4M32B2
40
128Mb: x32 SDRAM
128MbSDRAMx32_D.p65 – Rev. D; Pub. 6/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
128Mb: x32
SDRAM
SINGLE READ – WITHOUT AUTO PRECHARGE
1
*CAS latency indicated in parentheses.
ALL BANKS
tCH
tCL
tCK
tAC
tLZ
tRP
tRAS
tRC
tRCD
CAS Latency
DQM /
DQML, DQMH
CKE
CLK
A0-A9, A11
DQ
BA0, BA1
A10
tOH
D
OUT
m
tCMH
tCMS
tAH
tAS
tAH
tAS
tAH
tAS
ROW
ROW
BANK
BANK
BANK
ROW
ROW
BANK
tHZ
COMMAND
tCMH
tCMS
PRECHARGE
ACTIVE
NOP
READ
NOP
ACTIVE
DISABLE AUTO PRECHARGE
SINGLE BANK
tCKH
tCKS
COLUMN m
2
T0
T1
T2
T4
T3
T5
DON’T CARE
NOTE:
1. For this example, the burst length = 1, the CAS latency = 2, and the READ burst is followed by a “manual” PRECHARGE.
2. A8, A9, and A11 = “Don’t Care.”
TIMING PARAMETERS
-6
-7
SYMBOL*
t
AC (3)
t
AC (2)
t
AC (1)
t
AH
t
AS
t
CH
t
CL
t
CK (3)
t
CK (2)
t
CK (1)
t
CKH
t
CKS
MIN
MAX
5.5
7.5
17
MIN
MAX
5.5
8
17
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1
1
2
1.5
2.5
2.5
6
10
20
1
1.5
2.75
2.75
7
10
20
1
2
t
CMH
t
CMS
t
HZ (3)
t
HZ (2)
t
HZ (1)
t
LZ
t
OH
t
RAS
t
RC
t
RCD
t
RP
1
1
2
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1.5
5.5
7.5
17
5.5
8
17
1
2
42
60
18
18
1
2.5
42
70
20
20
120K
120K
-6
-7
SYMBOL*
MIN
MAX
MIN
MAX
UNITS
相關(guān)PDF資料
PDF描述
MT48LC4M32LFFC SYNCHRONOUS DRAM
MT48LC64M8A2 SYNCHRONOUS DRAM
MT48LC32M16A2 SYNCHRONOUS DRAM
MT48LC8M16A2FB-75LIT SYNCHRONOUS DRAM
MT48LC8M16A2FB-7E SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LC4M32B27 制造商:MT 功能描述:NEW