
MSP430F543x, MSP430F541x
www.ti.com
SLAS612C – AUGUST 2009 – REVISED MARCH 2010
12-Bit ADC, Power Supply and Input Range Conditions
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
(1)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
AVCC and DVCC are connected together,
AVCC
Analog supply voltage
AVSS and DVSS are connected together,
2.2
3.6
V
V(AVSS) = V(DVSS) = 0 V
All ADC12 pins: P6.0 to P6.7, P7.4 to P7.7,
V(Ax)
Analog input voltage range(2)
0
AVCC
V
P5.0, and P5.1 terminals
fADC12CLK = 5.0 MHz, ADC12ON = 1,
2.2 V
125
155
Operating supply current into
IADC12_A
REFON = 0, SHT0 = 0, SHT1 = 0,
A
AVCC terminal
(3)
3 V
150
220
ADC12DIV = 0
ADC12ON = 0,
3 V
150
190
REFON = 1, REF2_5V = 1
Operating supply current into
IREF+
A
AVCC terminal
(4)
ADC12ON = 0,
2.2 V/3 V
150
180
REFON = 1, REF2_5V = 0
Only one terminal Ax can be selected at one
CI
Input capacitance
2.2 V
20
25
pF
time
RI
Input MUX ON resistance
0 V
≤ VAx ≤ AVCC
10
200
1900
(1)
The leakage current is specified by the digital I/O input leakage.
(2)
The analog input voltage range must be within the selected reference voltage range VR+ to VR– for valid conversion results. If the
reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling
(3)
The internal reference supply current is not included in current consumption parameter IADC12.
(4)
The internal reference current is supplied via terminal AVCC. Consumption is independent of the ADC12ON control bit, unless a
conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion. No external load.
12-Bit ADC, External Reference
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
(1)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
VeREF+
Positive external reference voltage input
VeREF+ > VREF–/VeREF–
(2)
1.4
AVCC
V
VREF–/VeREF–
Negative external reference voltage input
VeREF+ > VREF–/VeREF–
(3)
0
1.2
V
(VeREF+ –
Differential external reference voltage
VeREF+ > VREF–/VeREF–
(4)
1.4
AVCC
V
VREF–/VeREF–)
input
IVeREF+
Static input current
0 V
≤ VeREF+ ≤ VAVCC
2.2 V/3 V
±1
A
IVREF–/VeREF–
Static input current
0 V
≤ VeREF– ≤ VAVCC
2.2 V/3 V
±1
A
CVREF+/-
Capacitance at VREF+/- terminal
(5)10
F
(1)
The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, Ci, is also the
dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the
recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
(2)
The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced
accuracy requirements.
(3)
The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced
accuracy requirements.
(4)
The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with
reduced accuracy requirements.
(5)
Two decoupling capacitors, 10F and 100nF, should be connected to VREF to decouple the dynamic current required for an external
reference source if it is used for the ADC12_A. See also the MSP430x5xx Family User's Guide (
SLAU208).
Copyright 2009–2010, Texas Instruments Incorporated
59