- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369930 > MSC8101M1250C (MOTOROLA INC) Network Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | MSC8101M1250C |
| 廠商： | MOTOROLA INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Network Digital Signal Processor |
| 中文描述： | 64-BIT, 62.5 MHz, OTHER DSP, PBGA332 |
| 封裝： | 17 X 17 MM, LIDDED FLIP CHIP, PLASTIC, BGA-332 |
| 文件頁數(shù)： | 98/104頁 |
| 文件大?。?/td> | 877K |
| 代理商： | MSC8101M1250C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁當(dāng)前第98頁第99頁第100頁第101頁第102頁第103頁第104頁
MSC8101 Technical Data, Rev. 16
4-2
Freescale Semiconductor
Design Considerations
Select the bootstrap diodes such that a nominal V
DD
/V
CCSYN
is sourced from the
V
DDH
power supply until the
V
DD
/
V
CCSYN
power supply becomes active. In
Figure 4-1
, four MUR420 Schottky barrier diodes are connected in
series; each has a forward voltage (V
F
) of 0.6 V at high currents, so these diodes provide a 2.4 V drop, maintaining
0.9 V on the 1.6 V power line. Once the core/PLL power supply stabilizes at 1.6 V, the bootstrap diodes will be
reverse biased with negligible leakage current. The V
F
should be effective at the current levels required by the
processor. Do not use diodes with a nominal V
F
that drops too low at high current.
4.3 Power Considerations
The internal power dissipation consists of three components:
P
INT
= P
CORE
+ P
SIU
+ P
CPM
Power dissipation depends on the operating frequency of the different portions of the chip.
Table 2-5
provides
typical power values at the specified operating frequencies. To determine the typical power dissipation for a given
set of frequencies, use the following equations:
P
CORE
(f) = ((P
CORE
– P
LCO
)/f
CORE
)
×
f
COREA
+ P
LCO
P
CPM
(f) = ((P
CPM
– P
LCP
)/f
CPM
)
×
f
CPMA
+ P
LCP
P
SIU
(f) = ((P
SIU
– P
LSI
)/f
SIU
)
×
f
SIUA
+ P
LSI
Where:
f
CORE
is the core frequency, f
SIU
is the SIU frequency, and f
CPM
is the CPM frequency specified in
Table 2-5
in MHz
f
COREA
is the actual core frequency, F
SIUA
is the actual SIU frequency, and F
CPMA
is the actual CPM fre-
quency in MHz
P
LCO
, P
LSI
, and P
LCP
are the leakage power values specified in
Table 2-5
All power numbers are in mW
Power consumption is assumed to be linear with frequency. The first part of each equation computes a
mw/MHz value that is then scaled based on the actual frequency used.
To determine a total power dissipation in a specific application, you must add the power values derived from the
above set of equations to the value derived for I/O power consumption using the following equation for each output
pin:
P = C
×
V
DDH2
×
f
×
10
–3
Equation 2
Where: P = power in mW, C = load capacitance in pF, f = output switching frequency in MHz.
For an application in which external data memory is used in a 32-bit single bus mode and no other outputs are
active, the core runs at 200 MHz, the CPM runs at 100 MHz and the SIU runs at 50 MHz, power dissipation is
calculated as follows:
Assumptions:
External data memory is accessed every second cycle with 10% of address pins switching.
External data memory writes occurs once every eight cycles with 50% of data pins switching.
Each address and data pin has a 30 pF total load at the pin.
The application operates at
V
DDH
= 3.3 V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8101M1375C | Network Digital Signal Processor |
| MSD601-RT1 | NPN General Purpose Amplifier Transistors Surface Mount |
| MSD601-RT1 | NPN General Purpose Amplifier Transistors Surface Mount |
| MSD601-ST1 | NPN General Purpose Amplifier Transistors Surface Mount |
| MSD601-ST1 | NPN General Purpose Amplifier Transistors Surface Mount |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8101M1250F | 功能描述:DSP 16BIT 250MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| MSC8101M1375C | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Network Digital Signal Processor |
| MSC8101M1375F | 功能描述:DSP 16BIT 275MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| MSC8101M1500F | 功能描述:DSP 16BIT 300MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| MSC8101UG/D | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。