- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45317 > MR80C154-25/883D (TEMIC SEMICONDUCTORS) 8-BIT, 25 MHz, MICROCONTROLLER, CQCC44 PDF資料下載
參數(shù)資料
| 型號： | MR80C154-25/883D |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 25 MHz, MICROCONTROLLER, CQCC44 |
| 文件頁數(shù)： | 193/214頁 |
| 文件大?。?/td> | 61013K |
| 代理商： | MR80C154-25/883D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁當(dāng)前第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁
272
ATmega165A/PA/325A/PA/3250A/PA/645A/P/6450A/P [DATASHEET]
8285E–AVR–02/2013
Figure 27-10. Serial Programming and verify
Notes:
1. If the device is clocked by the internal Oscillator, it is no need to connect a clock source to the XTAL1 pin.
2. V
CC - 0.3V < AVCC < VCC + 0.3V, however, AVCC should always be within 1.8 - 5.5V
When programming the EEPROM, an auto-erase cycle is built into the self-timed programming operation (in the
Serial mode ONLY) and there is no need to first execute the Chip Erase instruction. The Chip Erase operation
turns the content of every memory location in both the Program and EEPROM arrays into 0xFF.
Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods for the serial clock
(SCK) input are defined as follows:
Low: > 2 CPU clock cycles for f
ck < 12MHz, 3 CPU clock cycles for fck 12MHz
High: > 2 CPU clock cycles for f
ck < 12MHz, 3 CPU clock cycles for fck 12MHz
27.8.2
Serial Programming Algorithm
When writing serial data to the Atmel
ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P, data is clocked on the rising edge of
SCK.
When reading data from the
ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P, data is clocked on the falling edge of
SCK. See Figure 27-11 on page 273 for timing details.
To program and verify the
ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P in the serial programming mode, the
following sequence is recommended (See four byte instruction formats in Table 27-16 on page 274):
1.
Power-up sequence:
Apply power between V
CC and GND while RESET and SCK are set to “0”. In some systems, the program-
mer can not guarantee that SCK is held low during power-up. In this case, RESET must be given a positive
pulse of at least two CPU clock cycles duration after SCK has been set to “0”.
2.
Wait for at least 20ms and enable serial programming by sending the Programming Enable serial instruction
to pin MOSI.
3.
The serial programming instructions will not work if the communication is out of synchronization. When in
sync. the second byte (0x53), will echo back when issuing the third byte of the Programming Enable instruc-
tion. Whether the echo is correct or not, all four bytes of the instruction must be transmitted. If the 0x53 did
not echo back, give RESET a positive pulse and issue a new Programming Enable command.
4.
The Flash is programmed one page at a time. The page size is found in Table 27-7 on page 260. The mem-
ory page is loaded one byte at a time by supplying the 6 LSB of the address and data together with the
Load Program Memory Page instruction. To ensure correct loading of the page, the data low byte must be
loaded before data high byte is applied for a given address. The Program Memory Page is stored by loading
the Write Program Memory Page instruction with the 7 MSB of the address. If polling (RDY/BSY) is not
VCC
GND
XTAL1
SCK
MISO
MOSI
RESET
+1.8 - 5.5V
AVCC
+1.8 - 5.5V
(2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MQ83C154XXX-30P883D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQFP44 |
| MD83C154CXXX-L16/883D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| MQ80C154-16/883 | 8-BIT, 16 MHz, MICROCONTROLLER, CQFP44 |
| MR83C154CXXX-25P883 | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44 |
| MQ83C154CXXX-36/883D | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MR80C154-30 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MR80C154-36 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MR80C154-L16 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MR80C31BH | 制造商:ROCHESTER 制造商全稱:ROCHESTER 功能描述:CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space |
| MR80C31BH/B | 制造商:n/a 功能描述:8506401XA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。