參數(shù)資料
型號(hào): MPC9259FA
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 900 MHz, OTHER CLOCK GENERATOR, PQFP32
封裝: LQFP-32
文件頁數(shù): 4/10頁
文件大?。?/td> 493K
代理商: MPC9259FA
MPC9259
TIMING SOLUTIONS
3
MOTOROLA
Table 1. Pin Configuration
Pin
I/O
Default
Type
Function
XTAL_IN,
XTAL_OUT
Analog
Crystal oscillator interface
FREF_EXT
Input
0
LVCMOS
Alternative PLL reference input
FOUT, FOUT
Output
LVDS
Differential clock output
TEST
Output
LVCMOS
Test and device diagnosis output
XTAL_SEL
Input
1
LVCMOS
PLL reference select input
PWR_DOWN
Input
0
LVCMOS
Configuration input for power down mode. Assertion (deassertion) of power down will
decrease (increase) the output frequency by a ratio of 16 in 4 discrete steps.
PWR_DOWN assertion (deassertion) is synchronous to the input reference clock.
S_LOAD
Input
0
LVCMOS
Serial configuration control input. This inputs controls the loading of the configuration
latches with the contents of the shift register. The latches will be transparent when this
signal is high, thus the data must be stable on the high-to-low transition.
P_LOAD
Input
1
LVCMOS
Parallel configuration control input. this input controls the loading of the configuration
latches with the content of the parallel inputs (M and N). The latches will be transparent
when this signal is low, thus the parallel data must be stable on the low-to-high transition
of P_LOAD. P_LOAD is state sensitive.
S_DATA
Input
0
LVCMOS
Serial configuration data input.
S_CLOCK
Input
0
LVCMOS
Serial configuration clock input.
M[0:6]
Input
1
LVCMOS
Parallel configuration for PLL feedback divider (M).
M is sampled on the low-to-high transition of P_LOAD.
N[1:0]
Input
1
LVCMOS
Parallel configuration for Post-PLL divider (N).
N is sampled on the low-to-high transition of P_LOAD
OE
Input
1
LVCMOS
Output enable (active high)
The output enable is synchronous to the output clock to eliminate the possibility of runt
pulses on the FOUT output. OE = L low stops FOUT in the logic low state (FOUT = L,
FOUT = H).
GND
Supply
Ground
Negative power supply (GND).
VCC
Supply
VCC
Positive power supply for I/O and core. All VCC pins must be connected to the positive
power supply for correct operation.
VCC_PLL
Supply
VCC
PLL positive power supply (analog power supply).
Table 2. Output frequency range and PLL Post-divider N
PWR_DOWN
N
VCO Output
f
diii
FOUT frequency range
1
0
frequency division
0
2
200 - 450 MHz
0
1
4
100 - 225 MHz
0
1
0
8
50 - 112.5 MHz
0
1
400 - 900 MHz
1
0
32
12.5 - 28.125 MHz
1
0
1
64
6.25 - 14.0625 MHz
1
0
128
3.125 - 7.03125 MHz
1
16
25 - 56.25 MHz
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
MPC9259
900 MHz Low Voltage LVDS Clock Symthesizer
NETCOM
IDT 900 MHz Low Voltage LVDS Clock Symthesizer
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC9259
3
相關(guān)PDF資料
PDF描述
MPC926508SDR2 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20
MPC926508SDR2 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20
MPC950FAR2 180 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32
MPC992FA 375 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32
MPC992FA 375 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC926508SD 功能描述:IC NETWORKING CLK SOURCE 20-SSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
MPC930 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER
MPC930A43 F44A WAF 制造商:Motorola Inc 功能描述:
MPC931 制造商:Motorola Inc 功能描述:
MPC9315 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:2.5V and 3.3V CMOS PLL Clock Generator and Driver