參數(shù)資料
型號(hào)： MPC92433AER2
廠商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 20/21頁(yè)
文件大小： 0K
描述： IC SYNTHESIZER LVPECL 48-LQFP
標(biāo)準(zhǔn)包裝： 2,000
類(lèi)型： 時(shí)鐘/頻率合成器
PLL： 帶旁路
輸入： LVCMOS，晶體
輸出： LVPECL
電路數(shù)： 1
比率 - 輸入:輸出： 3:2
差分 - 輸入:輸出： 無(wú)/是
頻率 - 最大： 1.428GHz
除法器/乘法器： 是/無(wú)
電源電壓： 3.135 V ~ 3.465 V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 48-LQFP
供應(yīng)商設(shè)備封裝： 48-TQFP（7x7）
包裝： 帶卷 (TR)
MPC92433 Data Sheet
1428MHZ DUAL OUTPUT LVPECL CLOCK SYNTHESIZER
MPC92433 REVISION 3 FEBRUARY 6, 2013
8
2013 Integrated Device Technology, Inc.
Output Frequency Configuration
The MPC92433 is a programmable frequency source
(synthesizer) and supports an output frequency range of 42.5 –
1428 MHz. The output frequency fOUT is a function of the
reference frequency fREF and the three internal PLL dividers P, M,
and N. fOUT can be represented by this formula:
fOUT = (fREF ÷ P) M ÷ (NA, B)
(1)
The M, N and P dividers require a configuration by the user
to achieve the desired output frequency. The output divider,
NA, determines the achievable output frequency range (see Table
7). The PLL feedback-divider M is the frequency multiplication
factor and the main variable for frequency synthesis. For a given
reference frequency fREF, the PLL feedback-divider M must be
configured to match the specified VCO frequency range in order
to achieve a valid PLL configuration:
fVCO = (fREF ÷ P) M and
(2)
1360
f
VCO2856
(3)
The output frequency may be changed at any time by changing
the value of the PLL feedback divider M. The smallest possible
output frequency change is the synthesizer granularity G
(difference in fOUT when incrementing or decrementing M). At a
given reference frequency, G is a function of the PLL pre-divider
P and post-divider N:
G = fREF ÷ (P NA,B)
(4)
The NB divider configuration determines if the output QB
generates a 1:1 or 2:1 frequency copy of the QA output signal. The
purpose of the PLL pre-divider P is to situated the PLL into the
specified VCO frequency range fVCO (in combination with M). For
a given output frequency, P = 4 results in a smaller output
frequency granularity G, P = 2 results a larger output frequency
granularity G and also increases the PLL bandwidth compared to
the P = 2 setting.
The following example illustrates the output frequency range of
the MPC92433 using a 16-MHz reference frequency.
Example Output Frequency Configuration
If a reference frequency of 16 MHz is available, an output
frequency at QA of 250 MHz and a small frequency granularity is
desired, the following steps would be taken to identify the
appropriate P, M, and N configuration:
1.
Use Table 7 to select the output divider, NA, that matches the
desired output frequency or frequency range. According to
Table 7, a target output frequency of 250 MHz falls in the
fOUT range of 170 to 357 MHz and requires to set NA = 8
2.
Calculate the VCO frequency fVCO = fOUT NA, which is
2000 MHz in this example.
3.
Determine the PLL feedback divider: M = fVCO ÷P.
The smallest possible output granularity in this example
calculation is 500 kHz (set P = 4). M calculates to a value of
2000 ÷ 4 = 500.
4.
Configure the MPC92433 with the obtained settings:
M[9:0] = 0111110100b (binary number for M=500)
NA[2:0] = 010
(÷8 divider, see Table 9)
P = 1
(÷4 divider, see Table 8)
NB = 0
(fOUT, QB = fOUT, QA)
5.
Use either parallel or serial interface to apply the setting. The
I2C configuration bytes for this example are:
PLL_H=01010010b and PLL_L=11110100b.
See Table 13 and Table 14 for register maps.
Table 7. Frequency Ranges (fREF=16 MHz)
fOUT (QA) [MHz]
NA
MP
G [MHz]
680–1428
NA=2
170-357
2
4
340-714
4
2
340–714
NA=4
170-357
2
340-714
4
1
226.67–476
NA=6
170-357
2
1.33
340-714
4
0.66
170–357
NA=8
170-357
2
1
340-714
4
0.5
113.33–238
NA=12
170-357
2
0.66
340-714
4
0.33
85–178.5
NA=16
170-357
2
0.5
340-714
4
0.25
42.5–89.25
NA=32
170-357
2
0.25
340-714
4
0.125
相關(guān)PDF資料
PDF描述
MPC92439EI IC SYNTHESIZER LVPECL 28-PLCC
MPC9330AC IC PLL CLOCK GENERATOR 32-LQFP
MPC9331AC IC PLL CLOCK GEN 1:6 32-LQFP
MPC9351FA IC PLL CLOCK DRIVER LV 32-LQFP
MPC9352AC IC CLK GEN ZD 1:11 32-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC92439 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:900MHz, Low Voltage, LVPECL Clock Syntheesizer
MPC92439AC 功能描述:IC SYNTHESIZER LVPECL 32-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱(chēng):844S012AKI-01LFT
MPC92439ACR2 功能描述:IC SYNTHESIZER LVPECL 32-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱(chēng):844S012AKI-01LFT
MPC92439EI 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 FSL 900MHz LVPECL Freq. Synthesizer RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
MPC92439EIR2 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 FSL 900MHz LVPECL Freq. Synthesizer RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*