" />
參數(shù)資料
型號(hào): MPC8349ECZUAJFB
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 8/87頁(yè)
文件大?。?/td> 0K
描述: IC MPU POWERQUICC II PRO 672TBGA
標(biāo)準(zhǔn)包裝: 24
系列: MPC83xx
處理器類(lèi)型: 32-位 MPC83xx PowerQUICC II Pro
速度: 533MHz
電壓: 1.2V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 672-LBGA
供應(yīng)商設(shè)備封裝: 672-TBGA(35x35)
包裝: 托盤(pán)
配用: MPC8349E-MITX-GP-ND - KIT REFERENCE PLATFORM MPC8349E
MPC8349E-MITXE-ND - BOARD REFERENCE FOR MPC8349
MPC8349EA-MDS-PB-ND - KIT MODULAR DEV SYSTEM MPC8349E
MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13
16
Freescale Semiconductor
DDR and DDR2 SDRAM
Table 13 provides the DDR2 capacitance when GVDD(typ) = 1.8 V.
Table 14 provides the recommended operating conditions for the DDR SDRAM component(s) when
GVDD(typ) = 2.5 V.
Output low current (VOUT = 0.280 V)
IOL
13.4
mA
Notes:
1. GVDD is expected to be within 50 mV of the DRAM GVDD at all times.
2. MVREF is expected to equal 0.5 × GVDD, and to track GVDD DC variations as measured at the receiver. Peak-to-peak noise
on MVREF cannot exceed ±2% of the DC value.
3. VTT is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to equal
MVREF. This rail should track variations in the DC level of MVREF.
4. Output leakage is measured with all outputs disabled, 0 V
V
OUT GVDD.
Table 13. DDR2 SDRAM Capacitance for GVDD(typ) = 1.8 V
Parameter/Condition
Symbol
Min
Max
Unit
Notes
Input/output capacitance: DQ, DQS, DQS
CIO
68
pF
1
Delta input/output capacitance: DQ, DQS, DQS
CDIO
—0.5
pF
1
Note:
1. This parameter is sampled. GVDD = 1.8 V ± 0.090 V, f = 1 MHz, TA = 25°C, VOUT = GVDD/2, VOUT (peak-to-peak) = 0.2 V.
Table 14. DDR SDRAM DC Electrical Characteristics for GVDD(typ) = 2.5 V
Parameter/Condition
Symbol
Min
Max
Unit
Notes
I/O supply voltage
GVDD
2.375
2.625
V
1
I/O reference voltage
MVREF
0.49
× GV
DD
0.51
× GV
DD
V2
I/O termination voltage
VTT
MVREF –0.04
MVREF +0.04
V
3
Input high voltage
VIH
MVREF +0.18
GVDD +0.3
V
Input low voltage
VIL
–0.3
MVREF –0.18
V
Output leakage current
IOZ
–9.9
μA4
Output high current (VOUT = 1.95 V)
IOH
–15.2
mA
Output low current (VOUT = 0.35 V)
IOL
15.2
mA
Notes:
1. GVDD is expected to be within 50 mV of the DRAM GVDD at all times.
2. MVREF is expected to be equal to 0.5 × GVDD, and to track GVDD DC variations as measured at the receiver. Peak-to-peak
noise on MVREF may not exceed ±2% of the DC value.
3. VTT is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be
equal to MVREF. This rail should track variations in the DC level of MVREF.
4. Output leakage is measured with all outputs disabled, 0 V
V
OUT GVDD.
Table 12. DDR2 SDRAM DC Electrical Characteristics for GVDD(typ) = 1.8 V (continued)
相關(guān)PDF資料
PDF描述
MPC8358ECZUADDE IC MPU PWRQUICC II 740-TBGA
MPC8358EVVAGDG IC MPU POWERQUICC II 740-TBGA
MPC8360EVVAJDGA IC MPU POWERQUICC II PRO 740TBGA
MPC8377CVRANGA MPU POWERQUICC II 800MHZ 689PBGA
MPC8377EVRANG MPU POWERQUICC II PRO 689-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8349ECZUALDB 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MPC8349ECZUALFB 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MPC8349E-MDS 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 KIT FOR MPC8349E BDS RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
MPC8349E-MDS-PB 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 PROCESSR BD MPC8349E RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
MPC8349E-MDS-PBE 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 MPC8349E FAMILY ADS RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓: