參數(shù)資料
型號(hào): MPC5646CF0CMJ8
廠商: FREESCALE SEMICONDUCTOR INC
元件分類(lèi): 微控制器/微處理器
英文描述: 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PBGA256
封裝: 17 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, MAPBGA-256
文件頁(yè)數(shù): 96/115頁(yè)
文件大?。?/td> 783K
代理商: MPC5646CF0CMJ8
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)當(dāng)前第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
Electrical Characteristics
MPC5646C Microcontroller Datasheet, Rev. 4
Preliminary—Subject to Change Without Notice
Freescale Semiconductor
81
4.18
Fast Ethernet Controller
MII signals use CMOS signal levels compatible with devices operating at 3.3 V. Signals are not TTL compatible. They follow
the CMOS electrical characteristics.
4.18.1
MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)
The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency
requirement. In addition, the system clock frequency must exceed four times the RX_CLK frequency in 2:1 mode and two times
the RX_CLK frequency in 1:1 mode.
Figure 21. MII receive signal timing diagram
6 During the sample time the input capacitance C
S can be charged/discharged by the external source. The internal
resistance of the analog source must allow the capacitance to reach its final voltage level within tADC1_S. After the
end of the sample time tADC1_S, changes of the analog input voltage have no effect on the conversion result. Values
for the sample clock tADC1_S depend on programming.
7 Conversion time = Bit evaluation time + Sampling time + 1 Clock cycle delay.
8 Refer to ADC conversion table for detailed calculations.
9 Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a
combination of Offset, Gain and Integral Linearity errors.
Table 44. MII Receive Signal Timing
Spec
Characteristic
Min
Max
Unit
M1
RXD[3:0], RX_DV,
RX_ER to RX_CLK
setup
5—
ns
M2
RX_CLK to
RXD[3:0], RX_DV,
RX_ER hold
5—
ns
M3
RX_CLK pulse width
high
35%
65%
RX_CLK period
M4
RX_CLK pulse width
low
35%
65%
RX_CLK period
M1
M2
RX_CLK (input)
RXD[3:0] (inputs)
RX_DV
RX_ER
M3
M4
相關(guān)PDF資料
PDF描述
MPC5646CF0MMJ8R 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PBGA256
MPC5646CF0VLT1 32-BIT, FLASH, 120 MHz, MICROCONTROLLER, PQFP208
MPC5646CF0VLU1R 32-BIT, FLASH, 120 MHz, MICROCONTROLLER, PQFP176
MPC5646CF0CLU1R 32-BIT, FLASH, 120 MHz, MICROCONTROLLER, PQFP176
MPC5646CF0MLT8R 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC564AADPT176 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 ANDORRA ADAPT RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
MPC564AADPT208 制造商:Freescale Semiconductor 功能描述:ANDORRA ADAPSOLDERED
MPC564AKIT176 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 ANDORRA 176QFP KIT RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
MPC564AKIT176S 制造商:Freescale Semiconductor 功能描述:MPC564XA 176 LQFP SOCKET EVAL KIT 制造商:Freescale Semiconductor 功能描述:MPC564XA, 176 LQFP SOCKET, EVAL KIT
MPC564AKIT208 制造商:Freescale Semiconductor 功能描述:ANDORRA 208BGA KIT