CLKOUT period jitter, measured at f
參數(shù)資料
型號(hào)： MPC5567EVB
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 14/68頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION MPC5567MZP132
標(biāo)準(zhǔn)包裝： 1
類(lèi)型： 微控制器
適用于相關(guān)產(chǎn)品： MPC5567MZP132
所含物品： 評(píng)估板
Electrical Characteristics
MPC5567 Microcontroller Data Sheet, Rev. 2
Freescale
21
19
CLKOUT period jitter, measured at fSYS max: 15, 16
Peak-to-peak jitter (clock edge to clock edge)
Long term jitter (averaged over a 2 ms interval)
CJITTER
—
5.0
0.01
%
fCLKOUT
20
Frequency modulation range limit 17
(do not exceed fsys maximum)
CMOD
0.8
2.4
%fSYS
21
ICO frequency
fico = [fref_crystal (MFD + 4)] (PREDIV + 1) 18
fico = [fref_ext (MFD + 4)] (PREDIV + 1)
fico
48
fMAX
MHz
22
Predivider output frequency (to PLL)
fPREDIV
420 19
MHz
1 Nominal crystal and external reference values are worst-case not more than 1%. The device operates correctly if the frequency
remains within ± 5% of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time.
The designer must thoroughly understand the drift margin of the source clock.
2 The 8–20 MHz crystal or external reference values have PLLCFG[2] pulled low.
3 The 20–40 MHz crystal and external reference values have PLLCFG[2] pulled high, and the minimum frequency must be
greater than 20 MHz. Use the 8–20 MHz setting (PLLCFG[2] pulled low) if a 20 MHz crystal or external reference is required.
To exit RESET when using 40 MHz, set PLLCFG[2] to 1.
4 All internal registers retain data at 0 Hz.
5 Up to the maximum frequency rating of the device (refer to Table 1).
6 Loss of reference frequency is defined as the reference frequency detected internally, which transitions the PLL into self-clocked
mode.
7 The PLL operates at self-clocked mode (SCM) frequency when the reference frequency falls below fLOR. SCM frequency is
measured on the CLKOUT ball with the divider set to divide-by-two of the system clock.
NOTE: In SCM, the MFD and PREDIV have no effect and the RFD is bypassed.
8 Use the EXTAL input high voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or
resonators). (Vextal – Vxtal) must be 400 mV for the oscillator’s comparator to produce the output clock.
9 Use the EXTAL input low voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or
resonators). (Vxtal –Vextal) must be 400 mV for the oscillator’s comparator to produce the output clock.
10 Ixtal is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.
11 CPCB_EXTAL and CPCB_XTAL are the measured PCB stray capacitances on EXTAL and XTAL, respectively.
12 This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the
synthesizer control register (SYNCR). From power up with crystal oscillator reference, the lock time also includes the crystal
startup time.
13 PLL is operating in 1:1 PLL mode.
14 VDDE = 3.0–3.6 V.
15 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum fsys.
Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise
injected into the PLL circuitry via VDDSYN and VSSSYN and variation in crystal oscillator frequency increase the jitter percentage
for a given interval. CLKOUT divider is set to divide-by-two.
16 Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of (jitter + Cmod).
17 Modulation depth selected must not result in fsys value greater than the fsys maximum specified value.
18 fsys = fico (2RFD).
19 Maximum value for dual controller (1:1) mode is (fMAX 2) with the predivider set to 1 (FMPLL_SYNCR[PREDIV] = 0b001).
Table 12. FMPLL Electrical Specifications (continued)
(VDDSYN = 3.0–3.6 V; VSS = VSSSYN = 0.0 V; TA = TL to TH)
Spec
Characteristic
Symbol
Minimum
Maximum
Unit
相關(guān)PDF資料
PDF描述
RBC08DRTI-S734 CONN EDGECARD 16POS DIP .100 SLD
GCC10DRYS-S734 CONN EDGECARD 20POS DIP .100 SLD
9250A-152-RC CHOKE RF MOLDED 1.5UH IRON
MAX6440UTMRRD7+T IC BATTERY MON SNGL SOT23-6
TC1232EOE IC MPU MONITOR 4.5V 16-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC5567EVBE 功能描述:BOARD EVALUATION MPC5567 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:- 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類(lèi)型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤(pán)，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤(pán) 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
MPC5567MVR112 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5567MVR112R2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5567MVR132 制造商:Freescale Semiconductor 功能描述: 制造商:Freescale Semiconductor 功能描述:2MB FLASH W/ECC, 5 CANS - Trays
MPC5567MVR132R2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*