
MPC5534 Microcontroller Data Sheet, Rev. 0
Preliminary—Subject to Change Without Notice
Electrical Characteristics
Freescale Semiconductor
24
1
These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at
F
SYS
= 80MHz, VDD = 1.35V to 1.65V, VDDE = 1.62V to 1.98V, VDDEH = 4.5V to 5.5V, VDD33 and VDDSYN = 3.0V to 3.6V,
T
A
= TL to TH.
2
This parameter is supplied for reference and is not guaranteed by design and not tested.
3
Out delay is shown in
Figure 3
. Add a maximum of one system clock to the output delay for delay with respect to system clock.
4
Delay and rise/fall are measured to 20% or 80% of the respective signal.
5
This parameter is guaranteed by characterization before qualification rather than 100% tested.
Table 18. De-rated Pad AC Specifications (VDDEH = 3.3V, VDDE = 3.3V)
1
1
These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at
F
SYS
= 80MHz, VDD = 1.35V to 1.65V, VDDE = 3.0V to 3.6V, VDDEH = 3.0V to 3.6V, VDD33 and VDDSYN = 3.0V to 3.6V, T
A
= TL to TH.
2
This parameter is supplied for reference and is not guaranteed by design and not tested.
3
Delay and rise/fall are measured to 20% or 80% of the respective signal.
4
Out delay is shown in
Figure 3
. Add a maximum of one system clock to the output delay for delay with respect to system clock.
5
This parameter is guaranteed by characterization before qualification rather than 100% tested.
Num
Pad
SRC/DSC
Out Delay
2,
3, 4
(ns)
Rise/Fall
3
, 5
(ns)
Load Drive
(pF)
1
Slow High Voltage (SH)
11
39
23
50
120
87
200
01
101
52
50
188
111
200
00
507
248
50
597
312
200
2
Medium High Voltage (MH)
11
23
12
50
64
44
200
01
50
22
50
90
50
200
00
261
123
50
305
156
200
3
Fast
00
3.2
2.4
10
01
2.2
20
10
2.1
30
11
2.1
50
4
Pull Up/Down (3.6V max)
—
—
7500
50
5
Pull Up/Down (5.5V max)
—
—
9500
50