- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296572 > ML6692CH 100BASE-TX Physical Layer with MII PDF資料下載
參數(shù)資料
| 型號： | ML6692CH |
| 英文描述： | 100BASE-TX Physical Layer with MII |
| 中文描述： | 100BASE - TX的物理層與信息產(chǎn)業(yè)部 |
| 文件頁數(shù)： | 9/21頁 |
| 文件大?。?/td> | 325K |
| 代理商： | ML6692CH |
ML6692
17
BIT(S)
NAME
DESCRIPTION
R/W
DEFAULT
5.15
Next Page
1 = additional link code word pages
RO
X
0 = no additional pages
5.14
Acknowledge
1 = link partner's successful receipt of local
RO
X
station code
0 = no link partner reception of local station
code
5.13
Remote fault
1 = remote wire fault detected
R/W
X
0 = no remote wire fault detected
5.12-5.10 Reserved
(Not used at present)
X
5.9
100BASE-T4 capability
1 = 100BASE-T4 capability
R/W
X
0 = no 100BASE-T4 capability
5.8
100BASE-TX full duplex
1 = 100BASE-TX full duplex capability
R/W
X
0 = no 100BASE-TX full duplex
5.7
100BASE-TX
1 = 100BASE-TX capability
R/W
X
0 = no 100BASE-TX capability
5.6
10BASE-T full duplex
1 = 10BASE-T full duplex capability
R/W
X
0 = no 10BASE-T full duplex capability
5.5
10BASE-T
1 = 10BASE-T capability
R/W
X
0 = no 10BASE-T capability
5.4-5.1
Selector field
All these bits are 0 for 802.3 LANs
RO
X
5.0
Selector field
This bit is a 1 for 802.3 LANs
RO
X
MII MANAGEMENT INTERFACE REGISTERS (Continuied)
Table 5. Link Partner Register
BIT(S)
NAME
DESCRIPTION
R/W
DEFAULT
6.15-6.5
Reserved; not used
0
6.4
Multiple link fault
1 = more than one receiving protocol
RO; reset
0
indicates link OK
on read
0 = no multiple link faults
6.3
Link partner next page able
1 = link partner supports next page
RO
0
0 = link partner has no next page
6.2
Next page able
1 = local port supports next page
RO
0
0 = local port has no next page
6.1
Page received
1 = 3 identical, consecutive link code
RO; reset
0
words received
on read
0 = 3 identical, consecutive link code
words NOT received
6.0
Link partner auto neg. capable 1 = link partner has auto negotiation capability
RO
0
0 = link partner has NO auto negotiation capability
NOTE: All unnamed or unused register locations will return 0 values when accessed.
KEY: LL = latch low until read, R/W = read/write, RO = read only, SC = self-clearing.
Table 6. Expansion Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML6692CQ | 100BASE-TX Physical Layer with MII |
| ML6694CH | 100BASE-TX Physical Layer with 5-Bit Interface |
| ML6694CQ | XC95108-10TQ100C - NOT RECOMMENDED for NEW DESIGN |
| ML6695CQ | 100BASE-X Fiber Physical Layer With 5-bit Interface |
| ML925J40F-11 | 1610 nm, LASER DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML6692CQ | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:100BASE-TX Physical Layer with MII |
| ML6694 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:100BASE-TX Physical Layer with 5-Bit Interface |
| ML6694CH | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:100BASE-TX Physical Layer with 5-Bit Interface |
| ML6694CQ | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:100BASE-TX Physical Layer with 5-Bit Interface |
| ML6695 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:100BASE-X Fiber Physical Layer With 5-bit Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。