- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98023 > MK50N512CLL100R (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK50N512CLL100R |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, LQFP-100 |
| 文件頁(yè)數(shù)： | 51/73頁(yè) |
| 文件大?。?/td> | 1829K |
| 代理商： | MK50N512CLL100R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)
6.6.6 Transimpedance amplifier electrical specifications — limited
range
Table 34. TRIAMP limited range operating requirements
Symbol
Description
Min.
Max.
Unit
Notes
VDDA
Supply voltage
2.4
3.3
V
VIN
Input voltage range
0.1
VDDA-1.4
V
TA
Temperature
0
50
C
CL
Output load capacitance
100
pf
ROUT
Output resistance
1500
Ω
Table 35. TRIAMP limited range operating behaviors
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
VOS
Input offset voltage
—
±3
TBD
mV
αVOS
Input offset voltage temperature coefficient
—
4
TBD
μV/C
IOS
Input offset current
—
±300
TBD
pA
IBIAS
Input bias current
—
±300
TBD
pA
|XIN|
AC input impedance (fIN=100kHz)
500
—
MΩ
CMRR
Input common mode rejection ratio
—
70
—
dB
PSRR
Power supply rejection ratio
—
70
—
dB
SR
Slew rate (
ΔVIN=100mV) — Low-power mode
0.1
—
V/μs
SR
Slew rate (
ΔVIN=100mV) — High speed mode
1
—
V/μs
GBW
Unity gain bandwidth — Low-power mode 50pF
0.15
—
MHz
GBW
Unity gain bandwidth — High speed mode 50pF
1
—
MHz
AV
DC open-loop voltage gain
80
—
dB
GM
Gain margin
30
—
dB
PM
Phase margin
60
69
—
deg
6.6.7 Voltage reference electrical specifications
Table 36. VREF full-range operating requirements
Symbol
Description
Min.
Max.
Unit
Notes
VDDA
Supply voltage
1.71
3.6
V
TA
Temperature
40
105
°C
CL
Output load capacitance
—
100
nF
Peripheral operating requirements and behaviors
K50 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
Freescale Semiconductor, Inc.
Preliminary
55
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK50X256CLL100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK50N512CLL100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| ML53812-2 | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP176 |
| ML54051 | FLASH MEMORY DRIVE CONTROLLER, PQFP120 |
| ML60851CGA | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK50N512CLQ100 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50N512CMC100 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50N512CMD100 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50X256CLK100 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50X256CLL100 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。