亚洲免费精品一区二区三区,美女扒开尿口给男生摸,性欧美白人精品

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45277 > MD80C32U-30:D (ATMEL CORP) MICROCONTROLLER PDF資料下載

11028E–ATARM–22-Apr-13

Double-buffer Technique

The double-buffer technique is used to avoid flickering while the frame being displayed is

updated. Instead of using a single buffer, there are two different buffers, the backbuffer (back-

ground buffer) and the primary buffer (the buffer being displayed).

The host updates the backbuffer while the LCD Controller is displaying the primary buffer. When

the backbuffer has been updated the host updates the DMA Base Address registers.

When using a Dual Panel LCD Module, both base address pointers should be updated in the

same frame. There are two possibilities:

Check the DMAFRMPTx register to ensure that there is enough time to update the DMA

Base Address registers before the end of frame.

Update the Frame Base Address Registers when the End Of Frame IRQ is generated.

Once the host has updated the Frame Base Address Registers and the next DMA end of frame

IRQ arrives, the backbuffer and the primary buffer are swapped and the host can work with the

new backbuffer.

When using a dual-panel LCD module, both base address pointers should be updated in the

same frame. In order to achieve this, the DMAUPDT bit in DMACON register must be used to

validate the new base address.

48.10 2D Memory Addressing

The LCDC can be configured to work on a frame buffer larger than the actual screen size. By

changing the values in a few registers, it is easy to move the displayed area along the frame buf-

fer width and height.

Figure 48-13. Frame Buffer Addressing

In order to locate the displayed window within a larger frame buffer, the software must:

Program the DMABADDR1 (DMABADDR2) register(s) to make them point to the word

containing the first pixel of the area of interest.

Program the PIXELOFF field of DMA2DCFG register to specify the offset of this first pixel

within the 32-bit memory word that contains it.

Displayed Image

Frame Buffer

Base word address &

pixel offset

Line-to-line

address increment

相關(guān)PDF資料	PDF描述
MC80C52XXX-20/883	8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40
IC80C52CXXX-36D	8-BIT, MROM, 36 MHz, MICROCONTROLLER, CDIP40
IT80C52CXXX-L16:RD	8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
IR80C52XXX-30SHXXX:RD	8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQCC44
MC80C32E-36/883:D	8-BIT, 36 MHz, MICROCONTROLLER, CDIP40

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
MD80C51	制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 44 MHz Single-Chip 8 Bit Microcontroller
MD80C51BH	制造商:ROCHESTER 制造商全稱:ROCHESTER 功能描述:CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space
MD80C51FB	制造商:Rochester Electronics LLC 功能描述:
MD80C86	制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor
MD80C862	制造商:Intel 功能描述:PROCESSOR:MICRO-PROCESSOR

發(fā)布緊急采購，3分鐘左右您將得到回復。

(若只采購一條型號，填寫一行即可)

*型號	*數(shù)量	廠商	批號	封裝