- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11749 > MCZ33781EK (Freescale Semiconductor)IC MASTER DSI 2.02 DIFF 32-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | MCZ33781EK |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 11/44頁 |
| 文件大小： | 0K |
| 描述： | IC MASTER DSI 2.02 DIFF 32-SOIC |
| 標(biāo)準(zhǔn)包裝： | 42 |
| 應(yīng)用： | 車載系統(tǒng) |
| 接口： | SPI |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 封裝/外殼： | 32-BSOP（0.295"，7.50mm 寬）裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 32-SOICW 裸露焊盤 |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
19
33781
FUNCTIONAL DESCRIPTIONS
FUNCTIONAL INTERNAL BLOCK DESCRIPTION
the driver. The over-voltage input causes the driver
characteristics to be modified under over-voltage conditions.
This is described in more detail in the Load Dump Operation
section.
A special requirement of the differential bus is to maintain
a low common mode voltage. This is accomplished by
monitoring the common mode voltage and modifying the
driver slew rates. This is the function of the Common Mode
Correction
block.
Current signals sent by the slave are detected on both the
high side and the low side of the bus using a differential
current sense architecture. Sense resistors between the
Signal driver and the DnH and DnL outputs detect the slave
device response current. Sensing the current on both bus
lines improves the fault diagnostics of the bus. Also included
is an adder circuit which is used to improve the reception of
sensor data in the presence of common mode noise. The
comparators in the blocks output a high or low value
depending on if the input is above or below the signal
threshold.
The Receiver High, Receiver Low, and Receiver Sum
outputs are sent to the device logic block which is shown in
Figure 23. The data is sampled at the falling edge of DSIS. In
the presence of faults or common mode noise it is possible
that all three receiver circuits will not produce the same bit
pattern. To check for this, each of the three receiver filter
outputs is passed to a CRC generation and checking block.
A logic block determines which (if any) of the receiver filter
blocks has produced the correct result, by comparing the
CRC results along with the bit-by-bit XOR of the high side and
low side bit pattern. Table 7 shows how the logic determines
which (if any) receiver outputs contain a valid response. The
data is selected from either the Receiver High, Receiver Low
or Receiver Sum circuit and the ER bit is set accordingly in
the DnRnSTAT register.
If either Receiver High or Receiver Low has all 1’s for data,
including the CRC bits, then the ER bit will be set. For either
of these two conditions, the ER bit will be set regardless of
the Receiver Sum data value and regardless of whether or
not all the 1’s caused a CRC error on the High or Low side.
Note that SPI0 and SPI1 do not use the same sources for
their respective output data streams. SPI0 chooses between
Receiver High or Receiver Sum0; SPI1 chooses between
Receiver Low and Receiver Sum1.
In order to provide the maximum protection against a
single-point failure causing a disruption in communication,
the decision paths for the two SPI channels are internally
independent . For example, Receiver Sum0 and Receiver
Sum1 use different holding registers in the Receiver logic.
These registers are duplicates, although they will always hold
the same data unless there is a fault in one of the data paths.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27484E14B18PB | CONN PLUG 18POS STRAIGHT W/PINS |
| PIC18LF4221-I/ML | IC PIC MCU FLASH 2KX16 44QFN |
| VE-B4D-IX-F3 | CONVERTER MOD DC/DC 85V 75W |
| UPL2000-D19 | BNC PLUG CRIMP STR BELDEN 1855A |
| UPL2000-D1 | BNC PLUG CRIMP STR 7538 CABLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33781EKR2 | 功能描述:輸入/輸出控制器接口集成電路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MCZ33784EF | 功能描述:加速計(jì) - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
| MCZ33784EF/R2- | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:DSI 2.02 Sensor Interface |
| MCZ33784EFR2 | 功能描述:加速計(jì) - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
| MCZ33789AE | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Airbag ASSP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。