![](http://datasheet.mmic.net.cn/Freescale-Semiconductor/MCIMX31VMN5CR2_datasheet_98930/MCIMX31VMN5CR2_83.png)
Electrical Characteristics
MCIMX31/MCIMX31L Technical Data, Rev. 4.1
Freescale Semiconductor
83
IP56 Controls setup time for write
Tdcsw
Tdicuw–1.5
Tdicuw
—
ns
IP57 Controls hold time for write
Tdchw
Tdicpw–Tdicdw–1.5
Tdicpw–Tdicdw
—
ns
IP58 Slave device data delay8
Tracc
0
—
Tdrp9–Tlbd10–Tdicur–1.5
ns
IP59 Slave device data hold time8
Troh
Tdrp–Tlbd–Tdicdr+1.5
—
Tdicpr–Tdicdr–1.5
ns
IP60 Write data setup time
Tds
Tdicdw–1.5
Tdicdw
—
ns
IP61 Write data hold time
Tdh
Tdicpw–Tdicdw–1.5
Tdicpw–Tdicdw
—
ns
Tdicpr
Tdicpr–1.5
Tdicpr
Tdicpr+1.5
ns
Tdicpw
Tdicpw–1.5
Tdicpw
Tdicpw+1.5
ns
Tdicdr
Tdicdr–1.5
Tdicdr
Tdicdr+1.5
ns
Tdicur
Tdicur–1.5
Tdicur
Tdicur+1.5
ns
Tdicdw
Tdicdw–1.5
Tdicdw
Tdicdw+1.5
ns
Tdicuw
Tdicuw–1.5
Tdicuw
Tdicuw+1.5
ns
Tdrp
Tdrp–1.5
Tdrp
Tdrp+1.5
ns
1 The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These
conditions may be device specific.
2 Display interface clock period value for read:
3 Display interface clock period value for write:
4 Display interface clock down time for read:
5 Display interface clock up time for read:
6 Display interface clock down time for write:
7 Display interface clock up time for write:
8 This parameter is a requirement to the display connected to the IPU.
9 Data read point:
10 Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a
device-level output delay, board delays, a device-level input delay, an IPU input delay. This value is device specific.
Table 51. Asynchronous Serial Interface Timing Parameters—Access Level (continued)
ID
Parameter
Symbol
Min.
Typ.1
Max.
Units
Tdicpr
T
HSP_CLK
ceil
DISP#_IF_CLK_PER_RD
HSP_CLK_PERIOD
----------------------------------------------------------------
=
Tdicpw
T
HSP_CLK
ceil
DISP#_IF_CLK_PER_WR
HSP_CLK_PERIOD
------------------------------------------------------------------
=
Tdicdr
1
2
--- T
HSP_CLK
ceil
2 DISP#_IF_CLK_DOWN_RD
HSP_CLK_PERIOD
-------------------------------------------------------------------------------
=
Tdicur
1
2
---T
HSP_CLK
ceil
2 DISP#_IF_CLK_UP_RD
HSP_CLK_PERIOD
--------------------------------------------------------------------
=
Tdicdw
1
2
--- T
HSP_CLK
ceil
2 DISP#_IF_CLK_DOWN_WR
HSP_CLK_PERIOD
---------------------------------------------------------------------------------
=
Tdicuw
1
2
---T
HSP_CLK
ceil
2 DISP#_IF_CLK_UP_WR
HSP_CLK_PERIOD
----------------------------------------------------------------------
=
Tdrp
T
HSP_CLK
ceil
DISP#_READ_EN
HSP_CLK_PERIOD
--------------------------------------------------
=
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
i.MX31
Product
Family