1 A de" />
參數(shù)資料
型號: MCIMX257CJM4
廠商: Freescale Semiconductor
文件頁數(shù): 146/153頁
文件大?。?/td> 0K
描述: MPU IMX25 IND 400-MAPBGA
特色產(chǎn)品: MCIMX25 Applications Processors
標(biāo)準(zhǔn)包裝: 90
系列: i.MX25
核心處理器: ARM9
芯體尺寸: 32-位
速度: 400MHz
連通性: 1 線,CAN,EBI/EMI,以太網(wǎng),I²C,MMC,智能卡,SPI,SSI,UART/USART,USB OTG
外圍設(shè)備: DMA,I²S,LCD,POR,PWM,WDT
輸入/輸出數(shù): 128
程序存儲器類型: 外部程序存儲器
RAM 容量: 144K x 8
電壓 - 電源 (Vcc/Vdd): 1.15 V ~ 1.52 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 3x12b
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 400-LFBGA
包裝: 托盤
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 10
92
Freescale Semiconductor
1 A device must internally provide a hold time of at least 300 ns for I2DAT signal in order to bridge the undefined region of the
falling edge of I2CLK.
2 The maximum hold time has only to be met if the device does not stretch the LOW period (ID no IC5) of the I2CLK signal
3 A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement of Set-up time (ID No IC7)
of 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the I2CLK signal.
If such a device does stretch the LOW period of the I2CLK signal, it must output the next data bit to the I2DAT line
max_rise_time(ID No IC9) + data_setup_time(ID No IC7) = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus
specification) before the I2CLK line is released.
4 C
b = total capacitance of one bus line in pF.
Table 70. I2C Module Timing Parameters: 1.8 V +/– 0.10 V
ID
Parameter
Standard Mode
Unit
Min.
Max.
IC1
I2CLK cycle time
10
-
μs
IC2
Hold time (repeated) START condition
4.0
-
μs
IC3
Set-up time for STOP condition
4.0
-
μs
IC4
Data hold time
01
1 A device must internally provide a hold time of at least 300 ns for I2DAT signal in order to bridge the undefined region of the
falling edge of I2CLK.
3.452
2 The maximum hold time has only to be met if the device does not stretch the LOW period (ID no IC5) of the I2CLK signal
μs
IC5
HIGH Period of I2CLK Clock
4.0
-
μs
IC6
LOW Period of the I2CLK Clock
4.7
-
μs
IC7
Set-up time for a repeated START condition
4.7
-
μs
IC8
Data set-up time
250
-
ns
IC9
Bus free time between a STOP and START condition
4.7
-
μs
IC10
Rise time of both I2DAT and I2CLK signals
-
1000
ns
IC11
Fall time of both I2DAT and I2CLK signals
-
300
ns
IC12
Capacitive load for each bus line (Cb)-
400
pF
相關(guān)PDF資料
PDF描述
MCIMX255AJM4 MPU IMX25 AUTO 400-MAPBGA
MC9S08DV16ACLC IC MCU 16K FLASH 1K RAM 32-LQFP
MCIMX233CJM4B MPU 32BIT I.MX233 IND 169-MAPBGA
H4CFC4DI CONN H4 FEMALE HALF 12AWG/4MM2
H4CFC2DI CONN H4 FEMALE HALF 14AWG/2.5MM2
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCIMX257CJM4A 功能描述:處理器 - 專門應(yīng)用 IMX25 1.2 INDUST RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX257CJM4A 制造商:Freescale Semiconductor 功能描述:IC
MCIMX257CJN4A 功能描述:處理器 - 專門應(yīng)用 12X12 IMX25 1.2 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX257CVM4 功能描述:處理器 - 專門應(yīng)用 SENNA IMX25 INDUST RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX257DJM4 功能描述:處理器 - 專門應(yīng)用 SENNA IMX25 COMM RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432