參數(shù)資料
型號: MCF54455VR266
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 266 MHz, RISC PROCESSOR, PBGA360
封裝: 23 X 23 MM, ROHS COMPLIANT, TEPBGA-360
文件頁數(shù): 30/48頁
文件大?。?/td> 945K
代理商: MCF54455VR266
MCF5445x ColdFire Microprocessor Data Sheet, Rev. 6
Electrical Characteristics
Freescale Semiconductor
36
5.15
ATA Interface Timing Specifications
The ATA controller is compatible with the ATA/ATAPI-6 industry standard. Refer to the ATA/ATAPI-6 Specficiation and the
ATA controller chapter of the MCF54455 Reference Manual for timing diagrams of the various modes of operation.
The timings of the various ATA data transfer modes are determined by a set of timing equations described in the ATA section
of the MCF54455 Reference Manual. These timing equations must be fulfilled for the ATA host to meet timing. Table 25
provides implementation specific timing parameters necessary to complete the timing equations.
5.16
DSPI Timing Specifications
The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the
transfer attributes are programmable. Table 26 provides DSPI timing characteristics for classic SPI timing modes. Refer to the
DSPI chapter of the MCF54455 Reference Manual for information on the modified transfer formats used for communicating
with slower peripheral devices.
Table 25. ATA Interface Timing Specifications1,2
1 These parameters are guaranteed by design and not testable.
2 All timings specified with a capacitive load of 40pF.
Name
Characteristic
Symbol
Min
Max
Unit
Notes
A1
Setup time — ATA_IORDY to SYSCLK falling
tSUI
4.0
ns
A2
Hold time — ATA_IORDY from SYSCLK falling
tHI
3.0
ns
A3
Setup time — ATA_DATA[15:0] to SYSCLK rising
tSU
4.0
ns
A4
Propagation delay — SYSCLK rising to all outputs
tCO
—7.0
ns
3
3 Applies to ATA_CS[1:0], ATA_DA[2:0], ATA_DIOR, ATA_DIOW, ATA_DMACK, ATA_DATA[15:0]
A5
Output skew
tSKEW1
—1.5
ns
A6
Setup time — ATA_DATA[15:0] valid to ATA_IORDY
tI_DS
2.0
ns
4
4 Applies to Ultra DMA data-in burst only
A7
Hold time — ATA_IORDY to ATA_DATA[15:0] invalid
tI_DH
3.5
ns
Table 26. DSPI Module AC Timing Specifications1
Name
Characteristic
Symbol
Min
Max
Unit
Notes
DS1
DSPI_SCK Cycle Time
tSCK
4 x tSYS
—ns
2
DS2
DSPI_SCK Duty Cycle
(tsck ÷ 2) - 2.0
(tsck ÷ 2) + 2.0
ns
3
Master Mode
DS3
DSPI_PCSn to DSPI_SCK delay
tCSC
(2
× t
SYS) - 1.5
ns
4
DS4
DSPI_SCK to DSPI_PCSn delay
tASC
(2
× t
SYS) - 3.0
ns
5
DS5
DSPI_SCK to DSPI_SOUT valid
5
ns
DS6
DSPI_SCK to DSPI_SOUT invalid
-5
ns
DS7
DSPI_SIN to DSPI_SCK input setup
9
ns
DS8
DSPI_SCK to DSPI_SIN input hold
0
ns
Slave Mode
DS9
DSPI_SCK to DSPI_SOUT valid
10
ns
相關(guān)PDF資料
PDF描述
MCF54451VM240 32-BIT, 240 MHz, RISC PROCESSOR, PBGA256
MCF54452CVR200 32-BIT, 200 MHz, RISC PROCESSOR, PBGA360
MCF5471ZP200 32-BIT, 200 MHz, RISC PROCESSOR, PBGA388
MCF5472VR200 32-BIT, 200 MHz, RISC PROCESSOR, PBGA388
MCF5475VR266 32-BIT, 266.66 MHz, RISC PROCESSOR, PBGA388
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCF5470 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCF547x Integrated Microprocessor Electrical Characteristics
MCF5470EC 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCF547x ColdFire Microprocessor
MCF5470VR200 功能描述:微處理器 - MPU MCF547X V4ECORE MMU FPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MCF5470VR200 制造商:Freescale Semiconductor 功能描述:IC 32BIT MPU 200MHZ BGA-388 制造商:Freescale Semiconductor 功能描述:IC, 32BIT MPU, 200MHZ, BGA-388
MCF5470ZP200 功能描述:微處理器 - MPU MCF547X V4ECORE MMU FPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324