
MCF5208 ColdFire
Microprocessor Data Sheet, Rev. 0.5
Preliminary
Revision History
Freescale Semiconductor
44
0.2
8/26/2005
Changed ball M9 from SD_VDD to EVDD in
Figure 9
.
Table 3
: Pin 33 for 144 LQFP package should be EVDD instead of
SD_VDD. BE/BWE[3:0] for 144 LQFP should be “20, 48, 18, 50“ instead
of “18, 20, 48, 50”
Cleaned up various electrical specifications:
Table 4
: Added DDR/Memory pad supply voltage spec, changed “clock
synthesizer supply voltage” to “PLL supply voltage”, changed min PLLV
DD
from -0.5 to -0.3, changed max V
IN
from 4.0 to 3.6, changed minimum T
stg
from -65 to -55,
Table 5
: Changed TBD values in T
j
entry to 105
°
C.
Table 7
: Changed minimum core supply voltage from 1.35 to 1.4 and
maximum from 1.65 to 1.6, added PLL supply voltage entry, added pad
supply entries for mobile-DDR, DDR, and SDR, changed minimum input
high voltage from 0.7xEV
DD
to 2 and maximum from 3.65 to EV
DD
+0.05,
changed minimum input low voltage from VSS-0.3 to -0.05 and maximum
from 0.35xEV
DD
to 0.8, added input high/low voltage entries for DDR and
mobile-DDR, removed high impedance leakage current entry, changed
minimum output high voltage from EV
DD
-0.5 to EV
DD
-0.4, added DDR/bus
output high/low voltage entries, removed load capacitance and DC
injection current entries.
Added filtering circuits and voltage sequencing sections:
Section 5.4.1,
“PLL Power Filtering,”
and
Section 5.4.2, “Supply Voltage Sequencing and
Separation Cautions.”
Removed “Operating Conditions” table from
Section 5.5, “Oscillator and
PLL Electrical Characteristics,”
since it is redundant with
Table 7
.
Table 9
: Changed minimum core frequency to TBD, removed external
reference and on-chip PLL frequency specs to have only a CLKOUT
frequency spec of TBD to 83.33MHz, removed loss of reference frequency
and self-clocked mode frequency entries, in EXTAL input high/low voltage
entries changed “All other modes (Dual controller (1:1), Bypass, External)”
to “All other modes (External, Limp)”, removed XTAL output high/low
voltage entries, removed power-up to lock time entry, removed last 5
entries (frequency un-lock range, frequency lock range, CLKOUT period
jitter, frequency modulation range limit, and ICO frequency)
0.3
9/07/2005
Corrected DRAMSEL footnote #3 in
Table 3
.
Updated
Table 3
with 144MAPBGA pin locations.
Added 144MAPBGA ballmap to
Section 4.3, “Pinout—144 MAPBGA.”
Changed J12 from PLL_VDD to IVDD in
Figure 9
.
0.4
10/10/2005
Figure 1
and
Table 3
: Changed pin 33 from EVDD to SD_VDD
Figure 4
and
Table 3
: Changed ball D10 from TEST to VSS
Figure 6
and
Table 3
: Changed pin 39 from EVDD to SD_VDD and pin 117
from TEST to VSS
0.5
3/29/2006
Added “top view” and “bottom view” labels where appropriate to
mechanical drawings and pinouts.
Updated mechanical drawings to latest available, and added note to
Section 4, “Mechanicals and Pinouts.”
Table 24. Revision History (continued)
Revision
Number
Date
Substantive Changes