參數(shù)資料
型號: MC8641DHX1333JE
廠商: Freescale Semiconductor
文件頁數(shù): 63/130頁
文件大?。?/td> 0K
描述: IC DUAL CORE PROCESSOR 1023-CBGA
標(biāo)準(zhǔn)包裝: 1
系列: MPC86xx
處理器類型: 32-位 MPC86xx PowerPC
速度: 1.333GHz
電壓: 1.05V
安裝類型: 表面貼裝
封裝/外殼: 1023-BCBGA,F(xiàn)CCBGA
供應(yīng)商設(shè)備封裝: 1023-FCCBGA(33x33)
包裝: 托盤
MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 2
38
Freescale Semiconductor
Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management
8.2.4.2
TBI Receive AC Timing Specifications
Table 33 provides the TBI receive AC timing specifications.
Figure 17 shows the TBI receive AC timing diagram.
Figure 17. TBI Receive AC Timing Diagram
Table 33. TBI Receive AC Timing Specifications
At recommended operating conditions with L/TVDD of 3.3 V ± 5% and 2.5 V ± 5%.
Parameter/Condition
Symbol 1
Min
Typ
Max
Unit
PMA_RX_CLK[0:1] clock period
tTRX
3
16.0
ns
PMA_RX_CLK[0:1] skew
tSKTRX
7.5
8.5
ns
PMA_RX_CLK[0:1] duty cycle
tTRXH/tTRX
40
60
%
RCG[9:0] setup time to rising PMA_RX_CLK
tTRDVKH
2.5
ns
RCG[9:0] hold time to rising PMA_RX_CLK
tTRDXKH
1.5
ns
PMA_RX_CLK[0:1] clock rise time (20%-80%)
tTRXR
2
0.7
2.4
ns
PMA_RX_CLK[0:1] clock fall time (80%-20%)
tTRXF
2
0.7
2.4
ns
Note:
1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state)
for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tTRDVKH symbolizes TBI receive
timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the tTRX clock reference (K) going
to the high (H) state or setup time. Also, tTRDXKH symbolizes TBI receive timing (TR) with respect to the time data input signals
(D) went invalid (X) relative to the tTRX clock reference (K) going to the high (H) state. Note that, in general, the clock reference
symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of
tTRX represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter:
R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).
2. Guaranteed by design.
3. ±100 ppm tolerance on PMA_RX_CLK[0:1] frequency
PMA_RX_CLK1
RCG[9:0]
tTRX
tTRXH
tTRXR
tTRXF
tTRDVKH
PMA_RX_CLK0
tTRDXKH
tTRDVKH
tTRDXKH
tSKTRX
tTRXH
Valid Data
相關(guān)PDF資料
PDF描述
IDT70V9169L7PF IC SRAM 144KBIT 7NS 100TQFP
XC4028XL-1HQ160C IC FPGA C-TEMP 3.3V 1SPD 160HQFP
XC4028XL-1BG352I IC FPGA I-TEMP 3.3V 1SPD 352MBGA
IDT709359L7PF IC SRAM 144KBIT 7NS 100TQFP
KMC7448HX1400ND IC MPU 128BIT 1400MHZ 360-FCCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC8641DHX1333K 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641DHX1333N 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641DHX1500G 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641DHX1500H 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8641DHX1500J 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications