- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1949 > MC68MH360CZQ25L (Freescale Semiconductor)IC MPU QUICC 25MHZ 357-PBGA PDF資料下載
參數(shù)資料
| 型號： | MC68MH360CZQ25L |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 26/158頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU QUICC 25MHZ 357-PBGA |
| 標(biāo)準(zhǔn)包裝： | 44 |
| 系列： | M683xx |
| 處理器類型： | M683xx 32-位 |
| 速度： | 25MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 357-BBGA |
| 供應(yīng)商設(shè)備封裝： | 357-PBGA（25x25） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
Chapter 9. Multi-Subchannel (MSC) Microcode
Table 9-2 describes the elds in the time slot assignment table for transmit (TSATTx) for
MSC operation.
L
Last bit—Identies the last subchannel in a time slot.
0 This is not the last subchannel in the time slot.
1 This is the last sub channel within an 8-bit time slot.The RISC processor handles the next time
slot transferred from the TSA in the next request.
Rx channel
pointer
This eld of the TSATRx entry identies the data channel that is routed to this time slot. The actual
channel pointer is 11 bits long, and contains the starting address of the channel-specic parameter
area (address of TBASE). The 5 most-signicant bits are taken from TSATRx, and the 6 least-
signicant bits are always internally set to zero. For the MSC operation, the addressing range is
2 Kbytes.
Mask(0–7)
Mask bits—These 8 bits identify the valid bits in this time slot for subchanneling support. For 8-bit
resolution, all mask bits should be set to 1. Any unmasked bit (1) is processed in the receiver for a
valid time slot. Any masked bit (0) is ignored by the receiver for a valid channel and no bit counter is
affected.
Table 9-2. Time Slot Assignment Table Entry Fields for Transmit (MSC)
Name
Description
V
Valid bit—The valid bit indicates whether this time slot is valid.
0 Logic 1 is transmitted. If the Tx signal of the TDM interface is programmed to be an open drain
output (port B programming), other devices can transmit on nonvalid time slots.
1 Data is transmitted from its associated buffer in combination with the mask bit settings.
W
Wrap bit—The wrap bit identies the last entry in TSATTx.
0 This is not the last time slot in the frame.
1 The RISC processor wraps around and handles time slot 0 or the rst 8 bits of data in the SCC in
the next request. The next request is identied by a frame synchronization pulse.
L
Last bit—Identies the last subchannel in a time slot.
0 This is not the last subchannel in the time slot.
1 This is the last sub channel within an 8-bit time slot.The RISC processor handles the next time
slot transferred to the TSA in the next request.
Tx channel
pointer
This eld of the TSATTx entry identies a data channel which is routed to this time slot. The actual
channel pointer is 11 bits long, and contains the starting address of the channel-specic parameter
area (address of TBASE). The 5 most signicant bits are taken from TSATTx channel pointer eld,
and the 6 least signicant bits are always internally set to zero. For MSC protocol, the addressing
range is 2 Kbytes.
Mask(0–7)
Mask bits—Identies the valid bits in this time slot for subchanneling support. For 8-bit resolution, all
mask bits should be set to 1. For a valid channel with an unmasked bit (1), the bit position is lled
according to the protocol. A valid channel with a masked bit (0) transmits a logic high (1).
Table 9-1. Time Slot Assignment Table Entry Fields for Receive (MSC) (Continued)
Field
Description
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68P11E1CFNE2R | IC MCU 8BIT 52-PLCC |
| MC68SEC000AA16R2 | IC MPU 32BIT 16 MHZ 64-QFP |
| MC705C8ACPE | IC MCU 4MHZ 8K OTP 40-DIP |
| MC705L16CFUE | IC MCU 8BIT EPROM 80-QFP |
| MC705X32VFUE | IC MCU 8BIT 32K FLASH 64-QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68MH360EM25L | 功能描述:IC MPU QUICC ETHER 25MHZ 240FQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68MH360EM33K | 制造商:Motorola Inc 功能描述: |
| MC68MH360EM33L | 功能描述:IC MPU QUICC ETHER 33MHZ 240FQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68MH360FE33E | 制造商:Motorola Inc 功能描述: |
| MC68MH360RC25L | 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。